A method for router table compression for application specific routing in mesh topology NoC architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4017 LNCS, Issue , 2006, Pages 373-384

  Palesi, Maurizio ^a   Kumar, Shashi ^b   Holsmark, Rickard ^b  

^a UNIVERSITY OF CATANIA   (Italy)

^b JÖNKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER APPLICATIONS; COMPUTER ARCHITECTURE; INFORMATION TECHNOLOGY; MICROPROCESSOR CHIPS; TELECOMMUNICATION NETWORKS; TOPOLOGY;

APPLICATION SPECIFIC ROUTING; FREE ROUTING ALGORITHM; MESH TOPOLOGY; ROUTER TABLE COMPRESSION;

ROUTERS;

EID: 33746695392     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11796435_38     Document Type: Conference Paper

References (10)

1. Bolotin, E., Morgenshtein, A., Cidon, I., Kolodny, A.: Automatic and hardware-efficient SoC integration by qos network on chip. In: IEEE International Conference on Electronics, Circuits and Systems, Tel Aviv (2004)
2. Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Design Automation Conference, Las Vegas, Nevada, USA (2001) 684-689
3. Guerrier, P., Greiner, A.: A generic architecture for on-chip packet-switched interconnections. In: Design Automation and Test in Europe, Paris, France (2000) 250-256
4. Chiu, G.M.: The odd-even turn model for adaptive routing. IEEE Transactions on Parallel Distribuited Systems 11 (2000) 729-738
5. Glass, C.J., Ni, L.M.: The turn model for adaptive routing. Journal of the Association for Computing Machinery 41 (1994) 874-902
6. Holsmark, R., Kumar, S.: Design issues and performance evaluation of mesh NoC with regions. In: IEEE Norchip, Oulu, Finland (2005) 40-43
7. Duato, J.: A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Transactions on Parallel and Distribuited Systems 4 (1993) 1320-1331
8. Palesi, M., Holsmark, R., Kumar, S., Catania, V.: APSRA: A methodology for design of application specific routing algorithms for NoC systems. Technical Report DIIT-TR-01060406, Dip. di Ingegneria Informatica e delle Telecomunicazioni, Univ. di Catania (2006)
9. Wang, X., Siguenza-Tortosa, D., Ahonen, T., Nurmi, J.: Asynchronous network node design for network-on-chip. In: International Symposium on Signals, Circuits and Systems. Volume 1. (2005) 55-58
10. Vaidya, A.S., Sivasubramaniam, A., Das, C.R.: LAPSES: A recipe for high performance adaptive router design. In: Fifth International Symposium On High-Performance Computer Architecture, Orlando, Florida, USA (1999) 236-243