The effect of node size, heterogeneity, and network size on FPGA based NoCs

Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09

Volumn , Issue , 2009, Pages 479-482

  Lee, Jason ^a   Shannon, Lesley ^a  

^a SIMON FRASER UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

APPROPRIATE TOPOLOGY; COMPLEX SYSTEMS; COMPUTING NODES; CRITICAL PATHS; ELECTRICAL CHARACTERISTIC; MULTIPROCESSOR NETWORKS; NETWORK NODE; NETWORK SIZE; NETWORKS ON CHIPS; POINT-TO-POINT LINK;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BIOLOGICAL MATERIALS; MICROPROCESSOR CHIPS; ROUTERS; TOPOLOGY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77949357507     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2009.5377628     Document Type: Conference Paper

References (13)

1. IBM Corporation, NY, "The Coreconnect Bus Architecture," (1999). [Online]. Available: http://chips.ibm.com
2. OpenCores.org, "The WISHBONE system architecture," (2002). [Online]. Available: http://opencores.org/projects.cgi/web/wishbone
3. G. de Micheli and L. Benini, "Networks on Chip: A new paradigm for systems on chip design," in Proc. Conf. Des., Autom. Test Eur. (DATE), 2002, pp. 418-418
4. N. Kumar, A. Jantsch, J. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani, "A network on chip architecture and design methodology," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, 2002, pp. 105-112.
5. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. 38th Conf. Des. Autom. (DAC), 2001, pp. 684-689.
6. G. Brebner and D. Levi, "Networking on chip with platform FPGAs," in Proc. IEEE Int. Conf. Field-Program. Technol. (FPT), 2003, pp. 13-20.
7. M. Saldana, L. Shannon, and P. Chow, "The Routability of Multiprocessor Network Topologies in FPGAs," in Proc.IEEE Symposium on Field-Programmable Custom Computing Machines, pages 63-72, April 2005.
8. N. Kapre, "Packet-switched on-chip FPGA overlay networks," 2006, California Institute of Technology.
9. N, Mehta, "Time-multiplexed FPGA overlay networks on chip," 2006, California Institute of Technology
10. R. Francis, S. Moore, and R. Mullins, "A Network of Time-Division Multiplexed Wiring for FPGAs," in Proc. Second ACM/IEEE Int. Symp. On Networks on Chip. (NOC), 2008, pp. 35-44.
11. K. Goossens, M. Bennebroek, J.Y. Hur, and M.A. Wahlah, "Hardwired Networks on Chips in FPGAs to Unify Functional and Configuration Interconnects," in Proc. Second ACM/IEEE Int. Symp. On Networks on Chip. (NOC), 2008, pp. 45-54
12. A. Kumar, A. Hansson, J. Huisken, H. Corporaal, "An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip," in Proc. Design, Automation & Test in Europe Conference & Exhibition. (DATE). 2007, pp. 1-6.
13. th IEEE/IFIP Int. Symp. On Rapid System Prototyping. 2008, pp. 58-64