Effect of BDD Optimization on Synthesis of Reversible and Quantum Logic

Electronic Notes in Theoretical Computer Science

Volumn 253, Issue 6, 2010, Pages 57-70

  Wille, Robert ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

Binary Decision Diagrams; Quantum Circuits; Reversible Circuits; Synthesis

Indexed keywords

BINARY DECISION DIAGRAMS; BOOLEAN FUNCTIONS; DECISION THEORY; QUANTUM THEORY; SYNTHESIS (CHEMICAL);

BDD OPTIMIZATION; BINARY DECISION DIAGRAMS (BDD); NUMBER OF GATES; OPTIMIZATION METHOD; OPTIMIZATION TECHNIQUES; QUANTUM CIRCUIT; REVERSIBLE CIRCUITS; SYNTHESIS METHOD;

COMPUTER CIRCUITS;

EID: 77249096862     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.entcs.2010.02.006     Document Type: Article

References (23)

1. Bennett C.H. Logical reversibility of computation. IBM J. Res. Dev 17 (1973) 525-532
2. Brace, K., R. Rudell and R. Bryant, Efficient implementation of a BDD package, in: Design Automation Conf., 1990, pp. 40-45
3. Bryant R. Graph-based algorithms for Boolean function manipulation. IEEE Trans. on Comp. 35 (1986) 677-691
4. Cuykendall R., and Andersen D.R. Reversible optical computing circuits. Optics Letters 12 (1987) 542-544
5. Fredkin E.F., and Toffoli T. Conservative logic. International Journal of Theoretical Physics 21 (1982) 219-253
6. Gupta P., Agrawal A., and Jha N. An algorithm for synthesis of reversible logic circuits. IEEE Trans. on CAD 25 (2006) 2317-2330
7. Hung W., Song X., Yang G., Yang J., and Perkowski M. Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Trans. on CAD 25 (2006) 1652-1663
8. Jeong, S.-W., T.-S. Kim and F. Somenzi, An efficient method for optimal BDD ordering computation, in: International Conference on VLSI and CAD, 1993, pp. 252-256
9. Kerntopf, P., A new heuristic algorithm for reversible logic synthesis, in: Design Automation Conf., 2004, pp. 834-837
10. Landauer R. Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5 (1961) 183
11. Maslov D., Dueck G.W., and Miller D.M. Toffoli network synthesis with templates. IEEE Trans. on CAD 24 (2005) 807-817
12. Maslov D., Dueck G.W., and Miller D.M. Techniques for the synthesis of reversible toffoli networks. ACM Trans. on Design Automation of Electronic Systems 12 (2007)
13. Merkle R.C. Reversible electronic logic using switches. Nanotechnology 4 (1993) 21-40
14. Miller, D. M., D. Maslov and G. W. Dueck, A transformation based algorithm for reversible logic synthesis, in: Design Automation Conf., 2003, pp. 318-323
15. Nielsen M., and Chuang I. Quantum Computation and Quantum Information (2000), Univ. Press, Cambridge
16. Peres A. Reversible logic and quantum computers. Phys. Rev. A (1985) 3266-3276
17. Rudell, R., Dynamic variable ordering for ordered binary decision diagrams, in: Int'l Conf. on CAD, 1993, pp. 42-47
18. Shende V.V., Prasad A.K., Markov I.L., and Hayes J.P. Synthesis of reversible logic circuits. IEEE Trans. on CAD 22 (2003) 710-722
19. Somenzi F. CUDD: CU Decision Diagram Package Release 2.3.1. University of Colorado at Boulder (2001)
20. Toffoli T. Reversible computing. In: de Bakker W., and van Leeuwen J. (Eds). Automata, Languages and Programming (1980), Springer 632
21. Wille, R. and R. Drechsler, BDD-based synthesis of reversible logic for large functions, in: Design Automation Conf., 2009
22. Wille, R., D. Große, L. Teuber, G. W. Dueck and R. Drechsler, RevLib: An online resource for reversible functions and reversible circuits, in: Int'l Symp. on Multi-Valued Logic, 2008, pp. 220-225, RevLib is available at http://www.revlib.org
23. Wille, R., H. M. Le, G. W. Dueck and D. Große, Quantified synthesis of reversible logic, in: Design, Automation and Test in Europe, 2008, pp. 1015-1020