메뉴 건너뛰기




Volumn 22, Issue 6, 2010, Pages 769-778

Patterning and templating for nanoelectronics

Author keywords

[No Author keywords available]

Indexed keywords

ALTERNATIVE APPROACH; CMOS SCALING; INFORMATION PROCESSING; LOS ANGELES; MAGNETIC DOTS; MOORE'S LAW; NANOARCHITECTURES; PATTERNING METHODS; PATTERNING TECHNIQUES; PATTERNING TECHNOLOGY; SEMICONDUCTOR INDUSTRY; SILICON INTEGRATED CIRCUITS; TECHNOLOGY NODES; TEMPLATING; TOPDOWN;

EID: 77049107410     PISSN: 09359648     EISSN: 15214095     Source Type: Journal    
DOI: 10.1002/adma.200901689     Document Type: Article
Times cited : (107)

References (36)
  • 1
    • 77049088099 scopus 로고    scopus 로고
    • Semiconductor Industry Association (SIA), last accessed October 2009
    • Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors 2007, www.itrs.net (last accessed October 2009).
    • (2007)
  • 16
  • 28
    • 42549094585 scopus 로고    scopus 로고
    • N. G. Portney, A. A. Martinez-Morales, M. Ozkan, 2008, 2, 191
    • N. G. Portney, A. A. Martinez-Morales, M. Ozkan, 2008, 2, 191.
  • 32
    • 65449154933 scopus 로고    scopus 로고
    • Nanotechnology and super high-density threedimensional nanoelectronics and nanoICs
    • presented at
    • S. E. Lyshevski, "Nanotechnology and Super High-density Threedimensional Nanoelectronics and NanoICs", presented at IEEE-NANO 2003, Third IEEE Conf. on Nanotechnology 2003, 2, 655.
    • (2003) IEEE-NANO 2003, Third IEEE Conf. on Nanotechnology , vol.2 , pp. 655
    • Lyshevski, S.E.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.