A multi-path gated ring oscillator TDC with first-order noise shaping

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 4, 2009, Pages 1089-1098

  Straayer, Matthew Z ^a   Perrott, Michael H ^b  

^a Cambridge Analog Technologies Inc   (United States)

^b SiTime Corporation   (United States)

Author keywords

Noise shaping; Phase detector; Quantizer; Ring oscillator; Time to digital converter

Indexed keywords

FREQUENCY CONVERTERS; PHASE LOCKED LOOPS; SIGNAL DETECTION;

NOISE-SHAPING; PHASE DETECTOR; QUANTIZER; RING OSCILLATOR; TIME-TO-DIGITAL CONVERTER;

ANTENNA PHASED ARRAYS;

EID: 63749086377     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2014709     Document Type: Conference Paper

References (21)

1. R. B. Staszewski, J. Wallberg, S. Rezeq, C-M. Hung, O. Eliezer, S. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital PLL and transmitter for mobile phone," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2469-2482, Dec. 2005.
2. J. Tiero, A. Rylyakov, and D. Friedman, "A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 42-51, Jan. 2008.
3. H.-H. Chang, P.-Y. Wang, J.-H. Zhan, and B.-Y. Hsieh, "A fractional spur-free ADPLL with loop-gain calibration and phase-noise cancellation for GSM/GPRS/EDGE," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 200-201.
4. C.-M. Hsu, M. Straayer, and M. H. Perrott, "A low-noise wide-BW 3.6-GHz digital ΔΣfractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2776-2786, Dec. 2008.
5. R. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and B. P. T., "1.3 V, 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS," IEEE Trans. Cirvuits Syst. II, vol. 53, no. 3, pp. 2240-2244, Mar. 2006.
6. S. Henzler, S. Koeppe, W. Kamp, H. Mulatz, and D. Schmitt-Landsiedel, "90 nm 4.7 ps-resolution 0.7-LSB single-shot precision and 19 pJ-per-shot local passive interpolation time-to-digital converter with on-chip characterization," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 548-549.
7. M. Lee and A. Abidi, "A 9b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 769-777, Apr. 2008.
8. C. Weltin-Wu, E. Temporiti, D. Baldi, and F. Svelto, "A 3 GHz fractional-N all-digital PLL with precise time-to-digital converter calibration and mismatch correction," in IEEEISSCC Dig. Tech. Papers, 2008, pp. 344-345.
9. V. Ramakrishnan and P. T. Balsara, "A wide-range, high-resolution, compact, CMOS time to digital converter," in VLSI Design (VLSID '06), Jan. 2006, 6 pp., online.
10. J.-P. Jansson, A. Mantyniemi, and J. Kostamovaara, "A CMOS time-to-digital converter with better than 10 ps single-shot precision," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1286-1296, Jun. 2006.
11. B. Helal, M. Straayer, and M. H. Perrott, "A low jitter 1.6 GHz multiplying DLL utilizing a scrambling time-to-digital converter and digital correlation," in VLSI Symp. Dig. Tech. Papers, Jun. 2007, pp. 166-167.
12. M. Straayer and M. Perrott, "An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator," in VLSI Symp. Dig. Tech. Papers, Jun. 2008, pp. 82-83.
13. R. Walker, C. Stout, J. Wu, B. Lai, C. Yen, T. Hornak, and P. Perruno, "A 2-chip 1.5 gigabaud serial link interface," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1805-1811, Dec. 1992.
14. J. Rivoir, "Statistical linearity calibration of time-to-digital converters using a free-running ring oscillator," in IEEE Asian Test Symp., Nov. 2006, pp. 45-50.
15. I. Nissinen, A. Mantyniemi, and J. Kostamovaara, "A CMOS time-to-digital converter based on a ring oscillator for a laser radar," in Proc. IEEE ESSCIRC, Apr. 2003, pp. 469-472.
16. R. Baird and T. Fiez, "Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 753-762, Dec. 1995.
17. S. J. Lee, B. Kim, and K. Lee, "A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme," IEEE J. Solid-State Circuits, vol. 32, no. 2, pp. 289-291, Feb. 1997.
18. S. S. Mohan, W. S. Chan, D. M. Colleran, S. F. Greenwood, J. E. Gamble, and I. G. Kouznetsov, "Differential ring oscillators with multipath delay stages," in Proc. IEEE CICC, Sep. 2005, pp. 503-506.
19. J. G. Maneatis and M. A. Horowitz, "Precise delay generation using coupled oscillators," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1273-1282, Dec. 1993.
20. A. Matsumoto, S. Sakiyama, Y. Tokunaga, T. Morie, and S. Dosho, "A design method and developments of a low-power and high-resolution multiphase generation system," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 831-843, Apr. 2008.
21. M. Straayer, "Noise shaping techniques for analog and time to digital converters using voltage controlled oscillators," Ph.D. dissertation, MIT, Cambridge, MA, 2008.