-
4
-
-
0020259648
-
Self-testing of multichip logic modules
-
Nov.
-
P. H. Bardell and W. H. McAnney, "Self-testing of multichip logic modules," in Proc. Int. Test Conf., Nov. 1982, pp. 200-204.
-
(1982)
Proc. Int. Test Conf.
, pp. 200-204
-
-
Bardell, P.H.1
McAnney, W.H.2
-
5
-
-
18144420462
-
Scan-based side-channel attack on dedicated hardware implementations on data encryption standard
-
B.Yang, K.Wu, and R. Karri, "Scan-based side-channel attack on dedicated hardware implementations on data encryption standard," in Proc. Int. Test Conf., 2004, pp. 339-344.
-
(2004)
Proc. Int. Test Conf.
, pp. 339-344
-
-
Yang, B.1
Wu, K.2
Karri, R.3
-
6
-
-
33748329638
-
Secure scan: A design-for-test architecture for crypto chips
-
Oct.
-
B. Yang, K. Wu, and R. Karri, "Secure scan: A design-for-test architecture for crypto chips," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.25, no.10, pp. 2287-2293, Oct. 2006.
-
(2006)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.
, vol.25
, Issue.10
, pp. 2287-2293
-
-
Yang, B.1
Wu, K.2
Karri, R.3
-
7
-
-
28444448348
-
Securing scan design using lock and key technique
-
Oct.
-
J. Lee, M. Tehranipoor, C. Patel, and J. Plusquellic, "Securing scan design using lock and key technique," in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst. (DFT), Oct. 2005, pp. 51-62.
-
(2005)
Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst. (DFT)
, pp. 51-62
-
-
Lee, J.1
Tehranipoor, M.2
Patel, C.3
Plusquellic, J.4
-
8
-
-
35748936130
-
Securing scan control in crypto chips
-
Oct.
-
D. Hely, F. Bancel, M.-L. Flottes, and B. Rouzeyre, "Securing scan control in crypto chips," J. Electron. Test.: Theory Appl., vol.23, no.5, pp. 457-464, Oct. 2007.
-
(2007)
J. Electron. Test.: Theory Appl.
, vol.23
, Issue.5
, pp. 457-464
-
-
Hely, D.1
Bancel, F.2
Flottes, M.-L.3
Rouzeyre, B.4
-
9
-
-
0033707340
-
On random pattern testability of cryptographic VLSI cores
-
Jun.
-
A. Schubert and W. Anheier, "On random pattern testability of cryptographic VLSI cores," J. Electron. Test.: Theory Appl., vol.16, no.3, pp. 185-192, Jun. 2000.
-
(2000)
J. Electron. Test.: Theory Appl.
, vol.16
, Issue.3
, pp. 185-192
-
-
Schubert, A.1
Anheier, W.2
-
10
-
-
0004143352
-
-
Ph.D. dissertation, Katholieke Universiteit Leuven, Leuven, Belgium, Mar.
-
J. Daemen, "Cipher and Hash Function Design, Strategies based on linear and differential cryptanalysis," Ph.D. dissertation, Katholieke Universiteit Leuven, Leuven, Belgium, Mar. 1995.
-
(1995)
Cipher and Hash Function Design, Strategies based on Linear and Differential Cryptanalysis
-
-
Daemen, J.1
-
12
-
-
50649109836
-
AES-based BIST: Selftest, test pattern generation and signature analysis
-
M. Doulcier, M.-L. Flottes, and B. Rouzeyre, "AES-based BIST: Selftest, test pattern generation and signature analysis," in Proc. 4th IEEE Int. Symp. Electron. Des., Test Appl. (DELTA), 2008, pp. 314-321.
-
(2008)
Proc. 4th IEEE Int. Symp. Electron. Des., Test Appl. (DELTA)
, pp. 314-321
-
-
Doulcier, M.1
Flottes, M.-L.2
Rouzeyre, B.3
-
13
-
-
0018809824
-
Built-in logic block observation technique
-
B. Konemann, J. Mucha, and G. Zwiehoff, "Built-in logic block observation technique," in Proc. IEEE Int. Test Conf., 1979, pp. 37-41.
-
(1979)
Proc. IEEE Int. Test Conf.
, pp. 37-41
-
-
Konemann, B.1
Mucha, J.2
Zwiehoff, G.3
-
14
-
-
84856043672
-
A mathematical theory of communication
-
C. Shannon, "A mathematical theory of communication," Bell Syst. Tech. J., vol.27, no.4, pp. 379-423, 1948.
-
(1948)
Bell Syst. Tech. J.
, vol.27
, Issue.4
, pp. 379-423
-
-
Shannon, C.1
-
15
-
-
84890522850
-
Communication theory of secrecy systems
-
C. Shannon, "Communication theory of secrecy systems," Bell Syst. Tech. J., vol.28, no.4, pp. 656-715, 1949.
-
(1949)
Bell Syst. Tech. J.
, vol.28
, Issue.4
, pp. 656-715
-
-
Shannon, C.1
-
16
-
-
0001820140
-
Cryptography and computer privacy
-
H. Feistel, "Cryptography and computer privacy," Sci. Amer. Mag., vol.228, pp. 15-23, 1973.
-
(1973)
Sci. Amer. Mag.
, vol.228
, pp. 15-23
-
-
Feistel, H.1
-
18
-
-
4243068589
-
Empirical evidence concerning AES
-
Oct.
-
P. Hellekalek and S. Wegenkittl, "Empirical evidence concerning AES," ACM Trans. Model. Comput. Simul., vol.13, no.4, pp. 322-333, Oct. 2003.
-
(2003)
ACM Trans. Model. Comput. Simul.
, vol.13
, Issue.4
, pp. 322-333
-
-
Hellekalek, P.1
Wegenkittl, S.2
-
20
-
-
33750964153
-
Some upper and lower bounds on the coupon collector problem
-
Mar.
-
S. Shioda, "Some upper and lower bounds on the coupon collector problem," J. Comput. Appl. Math., vol.200, no.1, pp. 154-167, Mar. 2007.
-
(2007)
J. Comput. Appl. Math.
, vol.200
, Issue.1
, pp. 154-167
-
-
Shioda, S.1
-
21
-
-
0036818847
-
Circular BIST with state skipping
-
Oct.
-
N. A. Touba, "Circular BIST with state skipping," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.10, no.5, pp. 668-672, Oct. 2002.
-
(2002)
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
, vol.10
, Issue.5
, pp. 668-672
-
-
Touba, N.A.1
|