Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard

Proceedings - International Test Conference

Volumn , Issue , 2004, Pages 339-344

  Yang, Bo ^a   Wu, Kaijie ^a   Karri, Ramesh ^a  

^a POLYTECHNIC UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COPROCESSORS; DATA ENCRYPTION STANDARD (DES); SIGNATURE ANALYSIS; TEST TECHNIQUES;

ALGORITHMS; COMPUTER SIMULATION; DATA ACQUISITION; DESIGN FOR TESTABILITY; FLIP FLOP CIRCUITS; INTEGRATED CIRCUITS; SEQUENTIAL CIRCUITS; SIGNAL PROCESSING;

CRYPTOGRAPHY;

EID: 18144420462     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. Helion Technology, Datasheet-High Performance DES and Triple DES core for ASIC, 2003. http://www.heliontech.com/downloads/des_asic_helioncore.pdf
2. I. Verbauwhede, P. Schaumont and K. Kuo, Design and performance testing of a 2.29 Gb/s Rijndael processor. IEEE Journal of Solid-State Circuits, pp. 569-572, March 2003.
3. J. Goodman and A.P. Chandrakasan, An Energy-Efficient Reconfigurable Public-Key Cryptography Processor, IEEE Journal of Solid-State Circuits, pp. 1808-1820, November, 2001.
4. Corrent, Datasheet-Product Brief of Corrent Packet Armor CR7110 Security Processor, 2003. http://www.corrent.com/pdfs/CR7110_%20Pbrief_v3.pdf
5. D. Chang, K.T. Cheng and M. Sadowska, Functional Scan Chain Testing, pp278-284, DATE, 1998.
6. M.L. Bushnell and V.D. Agrawal, Essentials of Electronic Testing, Kluwer Academic Publishers, ISNB 0-7923-7991-8, 2000.
7. D. Josephson and S. Poehhnan, Debug methodology for the McKinley processor, pp451-460, ITC, 2001.
8. National Bureau of Standards, Data Encryption Standard, Federal Information Processing Standards Publication FIPS PUB 46, 1977.
9. Atmel, 32-bit Embedded Core Peripheral: DES http://www.atmel.com/dyn/ resources/prod_documents/doc1351.pdf
10. P. Kocher, Timing attacks on implementations of diffie-hellman, RSA, DSS, and other systems, pp. 104-113, CRYPTO, 1996.
11. E. Biham and A. Shamir, Differential Fault Analysis of Secret Key Cryptosystems, pp. 156-171, CRYPTO, 1991.
12. P. Kocher, J. Jaffe and B. Jun, Differential Power Analysis, pp.388-397, CRYPTO, 1999.
13. O. Kömmerling and M. G. Kuhn, Design Principles for Tamper-Resistant Smartcard Processors, USENIX Workshop on Smartcard Technology, 1999.
14. National Bureau of Standards, Security Requirements for Cryptographic Modules, Federal Information Processing Standards Publication FIPS PUB 140-1, 1994.