A flexible DSP architecture for MIMO sphere decoding

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 10, 2009, Pages 2301-2314

  Yang, Chia Hsiang ^a   Marković, Dejan ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Cmos digital integrated circuits; Diversity multiplexing tradeoff; Flexible architecture; Multi input multi output (mimo) systems; Multidimensional signal processing; Sphere decoder; Wireless communications

Indexed keywords

ANTENNA ARRAYS; BINARY PHASE SHIFT KEYING; CMOS INTEGRATED CIRCUITS; DECODING; DIGITAL INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; FLEXIBLE ELECTRONICS; INTEGRATED CIRCUIT MANUFACTURE; MIMO SYSTEMS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

CMOS DIGITAL INTEGRATED CIRCUITS; DIVERSITY-MULTIPLEXING TRADE-OFF; FLEXIBLE ARCHITECTURES; MULTI-INPUT MULTI-OUTPUT SYSTEM; MULTIDIMENSIONAL SIGNAL PROCESSING; SPHERE DECODERS; WIRELESS COMMUNICATIONS;

COMPUTER ARCHITECTURE;

EID: 75149167420     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2012210     Document Type: Article

References (29)

1. B. M. Hochwald and S. ten Brink, "Achieving near-capacity on a multiple-antenna channel," IEEE Trans. Commun., vol.51, no.3, pp. 389-399, Mar. 2003.
2. A. Burg, M. Borgmann, M. Wenk, M. Zellweger, W. Fichtner, and H. Bölcskei, "VLSI implementation of MIMO detection using the sphere decoding algorithm," IEEE J. Solid-State Circuits, vol.40, no.7, pp. 1566-1577, JuI. 2005.
3. D. Garrett, L. Davis, S. ten Brink, B. Hochwald, and G. Knagge, "Silicon complexity for maximum, likelihood MIMO detection using spherical decoding," IEEE J. Solid-State Circuits, vol.39, no.9, pp. 1544-1552, Sep. 2004.
4. L. G. Barbero and J. S. Thompson, Rapid prototyping of a fixedthroughput sphere decoder for MIMO systems," in Proc. Int. Conf. Commun., Jun. 2006, vol.7, pp. 3082-3087. (Pubitemid 351575704)
5. Z. Guo and P. Nilsson, "Algorithm and implementation of the k-best sphere decoding for MIMO detection," IEEE J. Sel. Areas Commun., vol.24, no.3, pp. 491-503, Mar. 2006.
6. G. Knagge, M. Bickerstaff, B. Ninness, S. R. Weiler, and G. Woodward, "A VLSI 8x8 MIMO decoder engine," in Proc. IEEE Workshop SIPS, Oct. 2006, pp. 387-392.
7. "Docomo claims 5 Gb/s data rate in 4G trial," [Online]. Available: http://www.eetimes.com/conf/3gsm/showArticle.jhtml?articleID= 197004852
8. L. Zheng and D. Tse, "Diversity and multiplexing: A fundamental tradeoff in multiple-antenna channels," IEEE Trans. Inf. Theory, vol.49, no.5, pp. 1073-1096, May 2003.
9. G. B. Giannakis, Z. Liu, X. Ma, and S. Zhou, Space-Time Coding for Broadband Wireless Communications. Hoboken, NJ: Wiley, 2007.
10. C.-H. Yang and D. Markovic, "A multi-core sphere decoder VLSI architecture for MIMO communications," in Proc. IEEE GLOBECOM, 2008, pp. 3297-3301.
11. B. Hassibi and H. Vikalo, "On sphere decoding algorithm. I. Expected complexity," IEEE Trans. Signal Process., vol.53, no.8, pp. 2806-2818, Aug. 2005.
12. D. Gesbert, M. Shaft, D.-S. Shiu, P. J. Smith, and A. Naguib, "From theory to practice: An overview of MIMO space-time coded wireless systems," IEEE J. Sel. Areas Commun., vol.21, no.3, pp. 281-302, Apr. 2003.
13. M. O. Damen, A. Chkeif, and J.-C. Belfiore, "Lattice codes decoder for space-time codes," IEEE Commun. Lett., vol.4, no.5, pp. 161-163, May 2000.
14. M. O. Damen, H. El Gamal, and G. Caire, "On maximum-likelihood detection and the search for the closest lattice point," IEEE Trans. Inf. Theory, vol.49, no.10, pp. 2389-2402, Oct. 2003.
15. L. G. Barbero and J. S. Thompson, "Performance of the complex sphere decoder in spatially correlated MIMO channels," IET Commun., vol.1, no.1, pp. 122-130, Feb. 2007.
16. K. K. Parhi, VLSI Digital Signal Processing Systems. Hoboken, NJ: Wiley, 1999.
17. A. Burg, M. Wenk, and W. Fichtner, "VLSI implementation of pipelined sphere decoding with early termination," in Proc. Eur. Signal Process. Conf, Sep. 2006.
18. J. Lee, S.-C. Park, and. S. Park, A pipelined VLSI architecture for a list sphere decoder," in Proc. IEEE ISCAS, May 2006, pp. 397-400. (Pubitemid 47131537)
19. D. Marković, B. Nikolić, and R. W. Brodersen, "Power and area minimization for multidimensional signal, processing," IEEE J. Solid-State Circuits, vol.42, no.4, pp. 922-934, Apr. 2007.
20. C.-H. Yang and D. Marković, "A flexible VLSI architecture for extracting diversity and spatial multiplexing gains in MIMO channels," in Proc. IEEE ICC, May 2008, pp. 725-731.
21. S. Mondal, S. Krishnegowda, K. N. Salama, and T. Zhang, "Novel PSK enumeration for efficient VLSI implementation of MIMO detection," in Proc. IEEE MWSCAS, Aug. 2007, pp. 1233-1236.
22. J. Rabaey, A. Chandrakasan, and B. Nikolić, Digital Integrated Circuits: A Design Perspective, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2003.
23. A. Wenzler and E. Luder, "New structures for complex multipliers and their noise analysis," in Proc. IEEE ISCAS, May 1995, vol.2, pp. 1432-1435.
24. C. Chang, J. Wawrzynek, and R. W. Brodersen, "BEE2: A high-end reconfigurable computing system," IEEE Des. Test Comput., vol.22, no.2, pp. 114-125, Mar./Apr. 2005.
25. "BEE2: Berkeley Emulation Engine 2," [Online]. Available: http://bwrc.eecs.berkel.ey.edu/Research/BEE/BEE2/index.htm
26. W. R. Davis, N. Zhang, K. Camera, D. Marković, T. Smilkstein, M. J. Ammer, E. Yeo, S. Augsburger, B. Nikolić, and R. W. Brodersen, "A design environment for high throughput, low power dedicated signal, processing systems," IEEE J. Solid-State Circuits, vol.37, no.3, pp. 420-431, Mar. 2002.
27. M. Shabany and P. G. Gulak, "The application of lattice reduction to the K-best algorithm for near-optimal MIMO detection," in Proc. IEEE ISCAS, May 2008, pp. 316-319.
28. S. Chen, T. Zhang, and Y. Xin, "Relaxed K-best MIMO signal detection design and VLSI implementation," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.15, no.3, pp. 328-337, Mar. 2007.
29. M. Shabany and P. G. Gulak, "Scalable VLSI architecture for K-best lattice decoders," in Proc. IEEEISCAS, May 2008, pp. 316-319.