Energy and bandwidth aware mapping of IPs onto regular NoC architectures using multi-objective genetic algorithms

2009 International Symposium on System-on-Chip - Proceedings, SoC 2009

Volumn , Issue , 2009, Pages 27-31

  Bhardwaj, Kshitij ^a   Jena, Rabindra K ^b  

^a DEVI AHILYA UNIVERSITY   (India)

^b INSTITUTE OF MANAGEMENT TECHNOLOGY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH-AWARE; C-BASED DESIGN; COMMUNICATION SYNTHESIS; LINK BANDWIDTH; MINIMIZING ENERGY; MULTI-MEDIA; MULTI-OBJECTIVE GENETIC ALGORITHM; NETWORK-ON-CHIP ARCHITECTURES; NOC ARCHITECTURES; ONE-ONE MAPPING; OPTIMAL SOLUTIONS; PARETO OPTIMAL SOLUTIONS; PERFORMANCE EVALUATION; REAL-LIFE APPLICATIONS; TOPOLOGICAL MAPPING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; BENCHMARKING; ELECTRIC NETWORK TOPOLOGY; MULTIOBJECTIVE OPTIMIZATION; OPTIMAL SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; TELECOMMUNICATION SYSTEMS;

MAPPING;

EID: 74549160413     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCC.2009.5335684     Document Type: Conference Paper

References (9)

1. N. Banerjee, P. Vellanki, and K. Chatha. A power and performance model for network-on-chip architectures. Proc. Design, Automation and Test in Europe, pages 1250-1255, 2004.
2. C. Coello, V. D. Veldhuizen, and G. Lamont. Evolutionary Algorithms for Solving Multi-Objective Problems. Kluwer Academic Publishers, New York, 2002.
3. K. Deb. Multi-Objective Optimization Using Evolutionary Algorithms. John Wiley and Sons, 2002.
4. J. Hu and R. Marculescu. Energy-aware mapping for tile-based noc architectures under performance constraints. Asia & South Pacific Design Automation Conference, pages 53-57, September 1-6, 2003.
5. J. Hu and R. Marculescu. Exploiting the routing flexibility for energy/performance aware mapping for regular noc architectures. Proceedings Design, Automation and Test in Europe, pages 688-693, September 1-6, 2003.
6. T. Lei and S. Kumar. A two-step genetic algorithm for mapping task graphs to a network-on-chip architecture. Euro Micro Symposium on Digital Systems Design, pages 53-57, September 1-6, 2003.
7. S. Murali and C. Micheli. Bandwidth-constrained mapping of cores onto noc architectures. Proceedings Design, Automation and Test in Europe, pages 896-901, 2004.
8. K. Srinivasan and K. Chatha. Isis: A genetic algorithm based technique for custom on-chip interconnection network synthesis. Proc. of the 18th Int'l Conf. on VLSI Design, 2005.
9. T. Ye, L. Benini, and G. Micheli. Analysis of power consumption on switch fabrics in network routers. Proceedings Design Automation Conference, pages 524-529, 2002.