Shared memory cache organizations for reconfigurable computing systems

Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009

Volumn , Issue , 2009, Pages 239-242

  Garcia, Philip ^a   Compton, Katherine ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE ORGANIZATION; DYNAMIC POWER CONSUMPTION; HETEROGENEOUS SYSTEMS; MEMORY HIERARCHY; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; RECONFIGURABLE COMPUTING SYSTEMS; RECONFIGURABLE HARDWARES; SHARED MEMORIES;

COMPUTERS; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS; RECONFIGURABLE HARDWARE;

CACHE MEMORY;

EID: 74349125796     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2009.28     Document Type: Conference Paper

References (20)

1. Chamberlain, R, Lancaster, J and Cytron, R., "Visions for application development on hybrid computing systems." ACM Trans on Parallel Computing, 2008, Issue 4-5, Vol. 34, pp. 201-216.
2. Compton, K and Hauck, S., "Reconfigurable computing: a survey of systems and software." ACM Computing Surveys, June 2002, Issue 2, Vol. 34, pp. 171-210.
3. Garcia, P, et al., "An Overview of Reconfigurable Hardware in Embedded Systems." Eurasip Journal on Embedded Systems, 2006, Issue 1, Vol. 1, pp. 1-19.
4. Vassiliadis, S, et al., "The MOLEN Polymorphic Processor." Trans, on Computers, Nov 2004, Issue 11, Vol. 53, pp. 1363-1375.
5. Andrews, D, et al., "Achieving Programming Model Abstractions for Reconfigurable Computing." IEEE Trans on Very Large Scale Integration Systems, Jan 1, 2008, Issue 1, Vol. 16, pp. 34-44.
6. Caspi, E, et al., Stream Computations Organized for Reconfigurable Execution (SCORE): Introduction and tutorial. 2000.
7. Vuletic, M, Pozzi, L and Ienne, P., "Seamless hardware-software integration in reconfigurable computing systems." IEEE Design & Test of Computers, Mar 2005, Issue 2, Vol. 22, pp. 102-113.
8. Garcia, P and Compton, K., "A Reconfigurable Hardware Interface for a Modern Computing System." IEEE Symposium on Field-Programmable Custom Computing Machines, 2007, pp. 73 - 84.
9. Garcia, P and Compton, K., "Kernel Sharing on Reconfigurable Multiprocessor Systems." IEEE Symposium on Field Programmable Technology, 2008, pp. 225-232.
10. Hennessy, John and Patterson, David., Computer Architecture: A Quantitative Approach. 2007. Vol. 4.
11. ARM., "The ARM Cortex-A9 Processors." 2007.
12. Hsu, Lisa, et al., "Exploring the cache design space for large scale CMPs." ACM SIGARCH Computer Architecture News, 2005, Issue 4, Vol. 33, pp. 24-33.
13. Noseworthy, J and Leeser, M., "Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA." IEEE Trans, on Very Large Scale Integration Systems, Jan 2008, Issue 8, Vol. 16, pp. 1083-1090.
14. Xilinx., Virtex-4 Family Overview. 2007.
15. Herz, M, et al., "Memory addressing organisation for stream-based reconfigurable computing." IEEE Symposium on Electronics Circuits and Systems, 2002, Vol. 2, pp. 813-817.
16. Magnusson, P, Christensson, M and Eskilson, J., "Simics: A Full System Simulation Platform." IEEE Computer, Feb 2002, Issue 2, Vol. 35, pp. 50-58.
17. Xu, M, et al., "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset." ACM SIGARCH Computer Architecture News, Nov 2005, Issue 4, Vol. 33, pp. 92-99.
18. Snyder, W., Wasson, P and Galbi, D., Verilator. [Online] 2009. http://www.veripool.com/verilator.html.
19. Thoziyoor, Shyamkumar, et al., "Cacti 5.1." 2008.
20. Bardine, Alessandro, et al., "Analysis of static and dynamic energy consumption in NUCA caches: initial results." MEDEA workshop, Sep 1, 2007.