메뉴 건너뛰기




Volumn 13, Issue 2, 2010, Pages

The impact of back-side Cu contamination on 3D stacking architecture

Author keywords

[No Author keywords available]

Indexed keywords

3D STACKING; COMPLEMENTARY METAL-OXIDE SEMICONDUCTOR DEVICES; DEVICE PARAMETERS; FOCUSED ION BEAM-SCANNING ELECTRON MICROSCOPIES; MICRO-ELECTRONIC DEVICES; ROOM TEMPERATURE; SI CHIPS; THIN WAFERS; THREE-DIMENSIONAL (3D); THROUGH SILICON VIAS;

EID: 74249115995     PISSN: 10990062     EISSN: None     Source Type: Journal    
DOI: 10.1149/1.3269603     Document Type: Article
Times cited : (6)

References (15)
  • 7
    • 84882761991 scopus 로고    scopus 로고
    • C. L. Claeys, F. Gonzales, J. Murota, P. Fazan, and R. Singh, Editors, PV 2003-06, The Electrochemical Society Proceedings Series, Pennington, NJ
    • S. Q. Gu, L. Duong, J. Elmer, and S. Prasad, in ULSI Processing Integration III, C. L. Claeys, F. Gonzales, J. Murota, P. Fazan, and, R. Singh, Editors, PV 2003-06, p. 447, The Electrochemical Society Proceedings Series, Pennington, NJ (2003).
    • (2003) ULSI Processing Integration III , pp. 447
    • Gu, S.Q.1    Duong, L.2    Elmer, J.3    Prasad, S.4
  • 15
    • 0001474077 scopus 로고
    • 0021-8979. 10.1063/1.354499
    • C. S. Liu and L. J. Chen, J. Appl. Phys. 0021-8979, 74, 3611 (1993). 10.1063/1.354499
    • (1993) J. Appl. Phys. , vol.74 , pp. 3611
    • Liu, C.S.1    Chen, L.J.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.