Insights into wideband fractional All-Digital PLLs for RF applications

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2009, Pages 37-44

  Temporiti, Enrico ^a   Colin, Weltin Wu ^b,c   Baldi, Daniele ^a   Tonietto, Riccardo ^d   Svelto, Francesco ^b  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

^c Columbia University ^*  (United States)

^d STMICROELECTRONICS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG DESIGN; ANALOG PLL; DESIGN CYCLE; DIGITAL CALIBRATIONS; DIGITAL CMOS; FREQUENCY SYNTHESIS; IN-BAND; LARGE SCALE INTEGRATION; MULTI-STANDARD APPLICATIONS; OPERATING ENVIRONMENT; PROGRAMMABILITY; RECONFIGURABILITY; RF APPLICATIONS; SPURIOUS TONES; SUPPRESS SPURIOUS; TECHNOLOGY SCALING; WIDE-BAND;

INTEGRATED CIRCUITS;

PHASE LOCKED LOOPS;

EID: 74049120369     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2009.5280921     Document Type: Conference Paper

References (15)

1. R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, "TDC-Based Frequency Synthesizer for Wireless Applications," Proc. 2004 IEEE Radio Frequency Integrated Circuits Symposium., pp. 215-218.
2. C.-M. Hsu, M. Z. Straayer, and M. H. Perrott, "A Low-Noise Wide-BW 3.6-GHz Digital ΔΣ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation," IEEE J. Solid-State Circuits, vol. 43, no. 12, Dec. 2008, pp. 2776-2786.
3. E. Temporiti, G. Albasini, I. Bietti, R. Castello, M. Colombo, "A 700kHz Bandwidth ΔΣ Fractional Synthesizer With Spurs Compensation and Linearization Techniques for WCDMA Applications", IEEE J. Solid-State Circuits, vol. 39, no. 9, Sept. 2004, pp. 1446-1454.
4. T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-Sigma Modulation in Fractional-N Frequency Synthesis," IEEE J. Solid-State Circuits, vol. 28, no. 5, May 1993, pp. 553-559.
5. S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4 GHz delta-sigma fractional-N PLL with 1Mb/s in-loop modulation," IEEE J. Solid-State Circuits, vol. 39, no. 1, Jan 2004, pp. 49-62.
6. R. B. Staszewski, C.-M. Hung, N. Barton, M.-C. Lee, and D. Leipold, "A Digitally Controlled Oscillator in a 90 nm Digital CMOS Process for Mobile Phones", IEEE J. Solid-State Circuits, vol. 40, no.11, Nov 2005, pp. 2203-2211.
7. M. Lee, M. E. Heidari, and A. A. Abidi, "A Low Noise, Wideband Digital Phase-locked Loop based on a New Time-to-Digital Converter with Subpicosecond Resolution", Proc. 2008 IEEE Symposium on VLSI Circuits, pp. 112-113.
8. E. Temporiti, C. Weltin-Wu, D. Baldi, R. Tonietto, and F. Svelto, "A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques", IEEE J. Solid-State Circuits, vol. 44, no.3, March 2009, pp. 824-834.
9. I. L. Syllaios, R. B. Staszewski, and P. T. Balsara, "Time-Domain Modeling of an RF All-Digital PLL", IEEE Trans. Circuits and Systems - II: Express Briefs, vol. 55, no.6, June 2008, pp. 601-605.
10. M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, no. 8, Aug. 2002, pp. 1028-1038.
11. R. B. Staszewski, and P. T. Balsara, "Phase-Domain All-Digital Phase-Locked Loop", IEEE Trans. Circuits and Systems - II: Express Briefs, vol. 52, no.3, March 2005, pp. 159-163.
12. S. Henzler, S. Koeppe, D. Lorenz, W. Kamp, R. Kuenemund, and D. Schmitt-Landsiedel, "A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion," IEEE J. Solid-State Circuits, vol. 43, no. 7, Jul. 2008, pp. 1666-1676.
13. P. Dudek, S. Szczepanski, J.V. Hatfield, "A High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line", IEEE J. Solid-State Circuits, vol. 35, no. 2, Feb. 2000, pp 240-246.
14. J. Doernberg, H.-S. Lee, D. A. Hodges, "Full-Speed Testing of A/D Converters", IEEE J. Solid-State Circuits, vol. 19, no. 6, Dec. 1984, pp. 820-827.
15. K. J. Wang, A. Swaminathan, and I. Galton, "Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL", IEEE J. Solid-State Circuits, vol. 43, no. 12, Dec. 2008, pp. 2787-2797.