-
1
-
-
0042697093
-
A 1.5-V 12-bit power-efficient continuous-time third-order ΣΔ modulator
-
F. Gerfers, M. Ortmanns, and Y. Manoli, "A 1.5-V 12-bit power-efficient continuous-time third-order ΣΔ modulator," IEEE Journal of Solid-State Circuits, vol. 38, no. 8, pp. 1343-1352, 2003.
-
(2003)
IEEE Journal of Solid-State Circuits
, vol.38
, Issue.8
, pp. 1343-1352
-
-
Gerfers, F.1
Ortmanns, M.2
Manoli, Y.3
-
2
-
-
84893789916
-
A continuous-time sigma-delta modulator with reduced jitter sensitivity
-
M. Ortmanns, Y. Manoli, and F. Gerfers, "A continuous-time sigma-delta modulator with reduced jitter sensitivity," Proceedings of the European Solid-State Circuits Conference, pp. 287-290, 2002.
-
(2002)
Proceedings of the European Solid-State Circuits Conference
, pp. 287-290
-
-
Ortmanns, M.1
Manoli, Y.2
Gerfers, F.3
-
3
-
-
38849127433
-
A power optimized continuous-time ΔΣ converter for audio applications
-
S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, "A power optimized continuous-time ΔΣ converter for audio applications," IEEE Journal of Solid-State Circuits, vol. 43, no. 2, pp. 351-360, 2008.
-
(2008)
IEEE Journal of Solid-State Circuits
, vol.43
, Issue.2
, pp. 351-360
-
-
Pavan, S.1
Krishnapura, N.2
Pandarinathan, R.3
Sankar, P.4
-
4
-
-
0033149028
-
Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
-
J. Cherry and W. Snelgrove, "Clock jitter and quantizer metastability in continuous-time delta-sigma modulators," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 6, pp. 661-676, 1999.
-
(1999)
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
, vol.46
, Issue.6
, pp. 661-676
-
-
Cherry, J.1
Snelgrove, W.2
-
5
-
-
72849107269
-
A 1.2 V 121-mode CTDSM for wireless receivers in 90-nm CMOS
-
S. Ouzounov, R. van Veldhoven, C. Bastiaansen, K. Vongehr, R. van Wegberg, G. Geelen, L. Breems, and A. van Roermund, "A 1.2 V 121-mode CTDSM for wireless receivers in 90-nm CMOS," Proceedings of the International Solid State Circuits Conference (ISSCC), pp. 238-239, 2007.
-
(2007)
Proceedings of the International Solid State Circuits Conference (ISSCC)
, pp. 238-239
-
-
Ouzounov, S.1
van Veldhoven, R.2
Bastiaansen, C.3
Vongehr, K.4
van Wegberg, R.5
Geelen, G.6
Breems, L.7
van Roermund, A.8
-
6
-
-
42649126695
-
A 0.9 V 92 dB Double-Sampled Switched-RC Delta-Sigma Audio ADC
-
M. Kim, G. Ahn, P. Hanumolu, S. Lee, S. Kim, S. You, J. Kim, G. Temes, and U. Moon, "A 0.9 V 92 dB Double-Sampled Switched-RC Delta-Sigma Audio ADC," IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1195-1206, 2008.
-
(2008)
IEEE Journal of Solid-State Circuits
, vol.43
, Issue.5
, pp. 1195-1206
-
-
Kim, M.1
Ahn, G.2
Hanumolu, P.3
Lee, S.4
Kim, S.5
You, S.6
Kim, J.7
Temes, G.8
Moon, U.9
-
7
-
-
8344228535
-
A 1 V 140 μW 88 dB audio sigma-delta modulator in 90 nm CMOS
-
L. Yao, M. Steyaert, and W. Sansen, "A 1 V 140 μW 88 dB audio sigma-delta modulator in 90 nm CMOS," IEEE Journal of Solid State Circuits, vol. 39, no. 11, pp. 1809-1818, 2004.
-
(2004)
IEEE Journal of Solid State Circuits
, vol.39
, Issue.11
, pp. 1809-1818
-
-
Yao, L.1
Steyaert, M.2
Sansen, W.3
-
8
-
-
33847741683
-
A 0.5 V 74 dB SNDR 25 kHz continuous-time delta-sigma modulator with a return-to-open DAC
-
K. Pun, S. Chatterjee, and P. Kinget, "A 0.5 V 74 dB SNDR 25 kHz continuous-time delta-sigma modulator with a return-to-open DAC," IEEE Journal of Solid State Circuits, vol. 42, no. 3, pp. 496-507, 2007.
-
(2007)
IEEE Journal of Solid State Circuits
, vol.42
, Issue.3
, pp. 496-507
-
-
Pun, K.1
Chatterjee, S.2
Kinget, P.3
|