DRAM power management and energy consumption: A critical assessment

Proceedings of the 22nd Symposium on Integrated Circuits and Systems Design, SBCCI 2009

Volumn , Issue , 2009, Pages

  Schmidt, Daniel ^a   Wehn, Norbert ^a  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

Author keywords

Measurement; Modelling; Power management; SDRAM

Indexed keywords

ACCURATE TIMING; AVERAGE POWER; CRITICAL ASSESSMENT; EMBEDDED SYSTEMS DESIGN; ENERGY CONSUMPTION; ENERGY MANAGEMENT STRATEGIES; ENERGY SIMULATION; EVALUATION BOARD; EXPERIMENTAL EVIDENCE; LOW POWER STATE; MODELLING; NEW MODEL; POWER CONSUMPTION; POWER MANAGEMENT UNIT; POWER MANAGEMENTS; POWER MODEL; POWER SAVINGS; RUNTIMES;

DYNAMIC RANDOM ACCESS STORAGE; ELECTRIC POWER MEASUREMENT; ELECTRIC POWER UTILIZATION; EMBEDDED SOFTWARE; ENERGY EFFICIENCY; ENERGY MANAGEMENT; INTEGRATED CIRCUITS; MANAGEMENT; SIMULATORS;

EMBEDDED SYSTEMS;

EID: 70949093056     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1601896.1601937     Document Type: Conference Paper

References (19)

1. V. Delaluz, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. DRAM energy management using software and hardware directed power mode control. In Proceedings of the 7th International Conference on High Performance Computer Architecture, pages 159-169, Moterrey, Mexico, 2001.
2. Department of Software Engineering, University of Szeged. GCC code-size benchmark environment (CSiBE). http://www.csibe.org/.
3. M. Q. Do, M. Drazdziulis, P. Larsson-Edefors, and L. Bengtsson. Parameterizable architecture-level SRAM power model using circuit-simulation backend for leakage calibration. In ISQED '06: Proceedings of the 7th International Symposium on Quality Electronic Design, pages 557-563, Washington, DC, USA, 2006. IEEE Computer Society.
4. X. Fan and C. S. Ellis. Modeling of DRAM power control policies using deterministic and stochastic petri nets. In Workshop on Power-Aware Computer Systems. Springer-Verlag, 2002.
5. X. Fan, C. S. Ellis, and A. R. Lebeck. Memory controller policies for DRAM power management. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pages 129-134, 2001.
6. X. Fan, C. S. Ellis, and A. R. Lebeck. The synergy between power-aware memory systems and processor voltage scaling. In Workshop on Power-Aware Computing Systems, pages 164-179, 2003.
7. Z. Herczeg, Ákos Kiss, D. Schmidt, N. Wehn, and T. Gyimóthy. Xeemu: An improved xscale power simulator. In N. Azémard and L. J. Svensson, editors, PATMOS, volume 4644 of Lecture Notes in Computer Science, pages 300-309. Springer, 2007.
8. Intel corporation. High Performance Memory Controller for the Intel 80200 Processor, Mar. 2001. Order Number: 273494-001.
9. Intel corporation. Intel 80200 Processor based on Intel XScale Microarchitecture: Developer's Manual, Mar. 2003. Order Number: 273411-003.
10. J. Janzen. The micron system-power calculator. http://www.micron.com/ support/partinfo/powercalc.
11. JEDEC solid state association. JEDEC standard. http://www.jedec.org/ download/search/JESD208.pdf, accessed March 2009.
12. Micron. Synchronous DRAM datasheet. http://download.micron.com/pdf/ datasheets/dram/sdram/64MSDRAM.pdf.
13. V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. DMA-aware memory energy management. In Proceedings of the Twelth Intl. Symposium on High Performance Computer Architecture, 2006.
14. J. Park and Y. Chu. Finite state machine-based DRAM power management with early resynchronization. IET Computers & Digital Techniques, 1(4):434-442, July 2007.
15. J. H. Park, S. Wu, and B. A. Izadi. Coarse-grained DRAM power management. In Proceedings of the International Conference on Embedded Systems and Applications, Las Vegas, USA, pages 248-254, 2003.
16. Rambus inc. http://www.rambus.com.
17. D. C. Snowdon, S. M. Petters, and G. Heiser. Power measurement as the basis for power management. In 2005 Workshop on Operating System Platforms for Embedded Real-Time applications, 2005.
18. D. C. Snowdon, S. Ruocco, and G. Heiser. Power management and dynamic voltage scaling: Myths and facts. In PARC '05: Proceedings of the 2005 Workshop on Power Aware Real-time Computing, Sept. 2005.
19. D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. DRAMsim: a memory system simulator. SIGARCH Comput. Archit. News, 33(4):100-107, 2005.