Coarse-Grained DRAM Power Management

Proceedings of the International Conference on Embedded Systems and Applications

Volumn , Issue , 2003, Pages 248-254

  Park, Jin Hwan ^a   Wu, Sarah ^a   Izadi, Baback ^a  

^a STATE UNIVERSITY OF NEW YORK   (United States)

Author keywords

DRAM; Low power; Power mode transition; Scheduling

Indexed keywords

ELECTRIC ENERGY STORAGE; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; REAL TIME SYSTEMS; SCHEDULING;

POWER MODE TRANSITIONS;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 1642416110     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. th Design Automation Conference (DAC 2000), pp. 300-303, June 2000.
2. Benini, A. Macii, and M. Poncino, "A Recursive Algorithm for Low-Power Memory Partitioning," Proc. of the 2000 Intl. Symposium on Low Power Electronics and Design, pp. 78-83, 2000.
3. Y. Cao, H. Tomiyama, T. Okuma, and H. Yasuura, "Data Memory Design Considering Effective Bitwidth for Low-Energy Embedded Systems," Proc. of IEEE/ACM Intl. Symposium on System Synthesis (ISSS'2002), Oct. 2002.
4. th Design Automation Conference (DAC'2002), pp. 697-702, 2002.
5. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin, "DRAM Energy Management Using Software and Hardware Directed Power Mode Control," Intl. Symposium on High Performance Computer Architecture (HPCA-7), pp. 159-169, Jan. 2001.
6. T. D. Givargis, F. Vahid, and J. Henkel, "A Hybrid Approach for Core-Based System-Level Power Modeling," Proc. of the 2000 Conference on Asia and South Pacific Design Automation, pp. 141-146, 2000.
7. th Design Automation Conference (DAC'2000), pp. 316-321, June 2000.
8. K. Inoue, A. G. Moshnyaga, and K. Murakami, "Trends in High-Performance, Low-Power Cache Memory Architectures," IEICE Trans. on Electronics, Vol. E85-C, No. 2, pp. 304-314, Feb. 2002.
9. M. J. Irwin and V. Narayanan, Low Power Design: From Soup to Nuts, ISCA'2000 Tutorial, 2000.
10. th Design Automation Conference (DAC 2000), pp. 304-307, June 2000.
11. th Intl. Conference on Architectural Support for Programming Languages and Operating Systems, pp. 105-116, Nov. 2000.
12. Rambus Inc. http://www.rambus.com/
13. M. Sekine and J. H. Park, "An Efficient Low Power Hybrid Memory System for Mobile Computers," Proc. of the 2001 Intl. Conference on Parallel and Distributed Processing Techniques and Applications, pp. 979-985, June 2001.
14. Y-H Lu, L. Benini, and G. D. Micheli, "Operating-System Directed Power Reduction," Proc. of Intl. Symposium on Low Power Electronics and Design, pp. 37-42, July 2000.
15. th Design and Automation Conference (DAC'99), June 1999.
16. S. Udayakumaran, B. Narahari, and R. Simha, "Application-Specific Memory Partitioning for Low Power Consumption," Proc. of Workshop on Compiler and Operating Systems for Low Power (COLP 2002), Sept. 2002.
17. Y. Zhu and F. Mueller, "Preemption Handling and Scalability of Feedback DVS-EDF," Proc. of Workshop on Compilers and Operating Systems for Low Power (COLP 2002), Sept. 2002.
18. W-C Cheng and M. Pedram, "Power-Optimal Encoding for a DRAM Address Bus," IEEE Trans. on VLSI Systems, Vol. 10, Issue 2, pp. 109-118, April 2002.