|
Volumn , Issue , 2009, Pages 60-63
|
A new method to fabricate sidewall insulation of TSV using a parylene protection layer
|
Author keywords
[No Author keywords available]
|
Indexed keywords
3-D INTEGRATION;
ELECTRICAL INTERCONNECTIONS;
ETCHING PROCESS;
INSULATION LAYERS;
OXIDE LAYER;
PARYLENE C;
PARYLENES;
PROTECTION LAYERS;
THROUGH-SILICON-VIA;
ELECTRONICS PACKAGING;
PACKAGING;
SILICON COMPOUNDS;
SILICON OXIDES;
ANISOTROPIC ETCHING;
|
EID: 70449971116
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICEPT.2009.5270793 Document Type: Conference Paper |
Times cited : (7)
|
References (6)
|