Current detection trigger scheme for SCR based ESD protection of output drivers in CMOS technologies avoiding competitive triggering

Electrical Overstress/Electrostatic Discharge Symposium Proceedings

Volumn , Issue , 2005, Pages

  Van Camp, Benjamin ^a   De Ranter, Frederic ^a   Keppens, Bart ^a  

^a Sarnoff Europe   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; CURRENT DETECTION; CURRENT FLOWING; ESD PROTECTION; NOVEL SOLUTIONS; OUTPUT DRIVERS; PROTECTION SCHEMES; TRIGGER SCHEMES;

ELECTROSTATIC DEVICES; ELECTROSTATIC DISCHARGE;

AUTOMOBILE DRIVERS;

EID: 70449701703     PISSN: 07395159     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. G. Notermans, et al., "The Effect of Silicide on ESD Performance", IRPS 1999, pp. 154-158.
2. HB. Park et al., "A Novel NMOS Transistor for High Performance ESD Protection Devices in a 0.18um CMOS Technology, Utilizing Salicide Process", EOS/ESD 2000.
3. D.B. Scott et al., "Circuit to improve electrostatic discharge protection", US patent 5 019 888, 1991
4. K. Verhaege et al., "Wafer cost reduction through Design of high performance Fully Silicided Devices", EOS/ESD 2000
5. C. Duvvury et al., "Substrate Pump NMOS for ESD protection applications", EOS/ESD 2000
6. B. Keppens et al., "Active Area segmentation (AAS) technique for Compact, ESD robust, Fully silicided NMOS design", EOS/ESD 2003
7. M. Mergens et al., "Multi-Finger Turn-on Circuits and Design Techniques for enhanced ESD performance and width-scaling", Proc. EOS/ESD 2001, pp. 1-11.
8. T. Polgreen, et al., Improving the ESD Failure Threshold of Silicided NMOS Output Transistors by Ensuring Uniform Current Flow, EOS/ESD 1989, pp. 167-174.
9. J.Z. Chen, A. Amerasekera, C. Duvvury, "Design Methodology for Optimizing Gate Drive ESD Protection Circuits in Submicron CMOS Processes",Proc. ESD/EOS 1997, pp. 230-239.
10. J.C. Smith, An Anti-Snapback Circuit Technique for Inhibiting Parasitic Bipolar Conduction, EOS/ESD 1999, pp. 62-69
11. M.G. Khazhinsky et al.,"Engineering single NMOS and PMOS Output buffers for Maximum Failure voltage in Advanced CMOS technologys", EOS/ESD 2004
12. B. Keppens et al., "ESD protection Solutions for HV technolgies", EOS/ESD 2004
13. R. Ashton et al. 'Voltages before and after HBM stress and their effect on dynamically triggered power supply clamps', EOS/ESD symposium 2004, p. 153-159
14. C. Duvvury et al. 'Gate Oxide failures due to anomalous stress from HBM ESD testers', EOS/ESD symposium proceedings 2004, p 132 - 140
15. L. van Roozendaal et al., 'Standard ESD testing of Integrated Circuits', EOS/ESD symposium 1990, p. 119-130
16. K. Verhaege et al., 'Analysis of HBM ESD Testers And Specifications Using A 4th Order Lumped Element Model', EOS/ESD symposium proceedings 1993, p. 129-138
17. C. Russ et al., 'ESD Protection Elements During HBM Stress Tests - Further Numerical And Experimental Results', EOS/ESD symposium proceedings 1994, p 96-10