Fault injection-based evaluation of a synchronous NoC router

2009 15th IEEE International On-Line Testing Symposium, IOLTS 2009

Volumn , Issue , 2009, Pages 212-214

  Eghbal, Ashkan ^a   Yaghini, Pooria M ^a   Pedram, Hossein ^a   Zarandi, Hamid R ^a  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

FAULT INJECTION; FAULT INJECTOR; FAULT LATENCY; FAULT MODEL; FAULT-TOLERANT; MICRO-OPERATION; SIMULATION-BASED METHOD; SWITCH COMPONENTS; SYSTEM FAILURES; TRANSIENT FAULTS;

ELECTRIC NETWORK TOPOLOGY; ERRORS; FAULT TREE ANALYSIS; RELIABILITY; SIMULATORS; SOFTWARE TESTING; SYSTEMS ENGINEERING;

ROUTERS;

EID: 70449409367     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2009.5196018     Document Type: Conference Paper

References (10)

1. S. Murali, T. Theocharides, N. Vijaykrishnan, M.J. Irwin, L. Benini, and G.D. Micheli, "Analysis of Error Recovery Schemes for Networks on Chips", IEEE Design & Test of Computers, Volume 22, Issue 5, 2005, pp. 434-442 .
2. C. Grecu, L. Anghel, P.P. Pande, A. Ivanov, and R. Saleh, "Essential Fault-Tolerance Metrics for NoC Infrastructures", 13th IOLTS, 2007, pp. 37-42.
3. M. Ali, M. Welzl, and S. Hellebrand, "A Dynamic Routing Mechanism for Network on Chips", Norchip Conference, 2005, pp. 70-73.
4. M. Ali, M. Welzl, S. Hessler, and S. Hellebrand, "An Efficient Fault-Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip", International Journal of high Performance System Architecture, Vol.1, No.2, 2007, pp. 113-123.
5. M. Koibuchi, H. Matsutani, H. Amano, and T.M. Pinkston, "A Lightweight Fault-Tolerant Mechanism for Networks-on-Chip", Second ACM/IEEE International Symposium Networks-on-Chip, 2008, pp.13-22.
6. A.P. Frantz, M. Cassel, F.L. Kastensmidt, E. Cota, and L. Carro, "Crosstalk and SEU Aware Networks on Chips", IEEE Design and Test of Computers, 2007, pp.340-350.
7. A.P. Frantz, F.L. Kastensmidt, L. Carro, and E. Cota, "Dependable Network-on-Chip Router Able to Simultaneously Tolerate Soft Errors and Crosstalk", IEEE International test Conference, 2006, pp. 1-9.
8. A. Dalirsani, M. Hosseinabady, and Z. Navabi, "An Analytical Model for Reliability Evaluation of NoC Architectures", 13th IOLTS, 2007, pp. 49-56.
9. H.R. Zarandi, S.G. Miremadi, and A. Ejlali, "Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models", Proceedings of the International Symposium on Defect and Fault Tolerance in VLSI Systems, 2003, pp. 485-492.
10. R. C. Baumann, "Soft Errors in Commercial Integrated Circuits", International Journal of High Speed Electronics and Systems, Vol. 14, No. 2, 2004, pp. 299-309.