A DVS-based pipelined reconfigurable instruction memory

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 897-902

  Zhiguo, Ge ^a   Mitra, Tulika ^a   Wong, Weng Fai ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Instruction cache; Low power; Reconfigurable memory

Indexed keywords

BATTERY-OPERATED EMBEDDED SYSTEM; EMBEDDED BENCHMARKS; ENERGY CONSUMPTION; ENERGY SAVING; INSTRUCTION CACHE; INSTRUCTION CACHES; INSTRUCTION FETCH; INSTRUCTION MEMORIES; LOW POWER; LOW VOLTAGES; RE-CONFIGURABLE; RECONFIGURABLE MEMORY; RUNTIMES; SHUT DOWN; TOTAL ENERGY;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; EMBEDDED SYSTEMS; ENERGY CONSERVATION; VOLTAGE STABILIZING CIRCUITS;

CACHE MEMORY;

EID: 70350712417     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. David H. Albonesi. Selective cache ways: On-demand cache resource allocation. In Proceedings of MICRO, 1999.
2. Ana Azevedo et al. Profile-based dynamic voltage scheduling using program checkpoints. In Proceedings of DATE, 2002.
3. P. Bose et al. Early-stage definition of LPX: A low power issue-execute processor prototype. In Proceedings of HPCA Workshop on Power-Aware Computer Systems, 2002.
4. David Brooks, Vivek Tiwari, and Margaret Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of ISCA, 2000.
5. Doug Burger and Todd M. Austin. The Simplescalar tool set, version 2.0. Technical Report #1342, University of Wisconsin-Madison Computer Sciences Department, May 1997.
6. A. Chandrakasan and R. W. Brodersen. Lower power digital CMOS design. In Kluwer Academic Publishers, 1995.
7. Zhiguo Ge, Weng-Fai Wong, and Hock Beng Lim. DRIM: A low power dymaically reconfigurable instruction memory hierarchy for embedded systems. In Proceedings of DATE, 2007.
8. Chung-Hsing Hsu, Ulrich Kremer, and Michael S. Hsiao. Compiler-directed dynamic voltage/frequency scheduling for energyreduction in microprocessors. In Proceedings of ISLPED, 2001.
9. Zhigang Hu et al. Microarchitectural techniques for power gating of execution units. In Proceedings of ISLPED, 2004.
10. Stefanos Kaxiras, Zhigang Hu, and Margaret Martonosi. Cache decay: Exploiting generational behavior to reduce cache leakage power. In Proceedings of ISCA, 2001.
11. Nam Sung Kim et al. Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In Proceedings of MICRO, 2002.
12. Cheng-kok Koh, Weng-Fai Wong, Yiran Chen, and Hai Li. VOSCH: Voltage Scaled Cache Hierarchies. In Proceedings of ICCD, 2007.
13. Soongsoo Lee and Takayasu Sakurai. Run-time voltage hopping for low-power real-time systems. In Proceedings of DAC, 2000.
14. Yanbing Li et al. Hardware-software co-design of embedded reconfigurable architectures. In Proceedings of DAC, 2000.
15. James Montanaro et al. A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor. Digital Technical Journal, 9(1), 1997.
16. Michael Powell et al. Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In Proceedings of ISLPED, 2000.
17. Steven J. E. Wilton and Norman P. Jouppi. CACTI: An enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits, 31(5):677-688, 1996.
18. Chuanjun Zhang, Frank Vahid, and Walid Najjar. A highly configurable cache architecture for embedded systems. In Proceedings of ISCA, 2003.