MIPA4k: A 64x64 cell mixed-mode image processor array

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2009, Pages 1927-1930

  Poikonen, Jonne ^a   Laiho, Mika ^a   Paasio, Ari ^a  

^a UNIVERSITY OF TURKU   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG MEMORIES; BINARY PROCESSING; CHIP SIZES; CMOS TECHNOLOGY; GRAY SCALE; IMAGE PROCESSORS; MIXED MODE; PROCESSOR CELL;

ANALOG TO DIGITAL CONVERSION; CELL MEMBRANES; CMOS INTEGRATED CIRCUITS; MILITARY PHOTOGRAPHY;

COMPUTER ARCHITECTURE;

EID: 70350443600     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2009.5118161     Document Type: Conference Paper

References (15)

1. L.O. Chua, L. Yang, Cellular Neural Networks: Theory, IEEE Transactions on Circuits and Systems, Vol. 35, No. 10 pp. 1257-1272, 1988.
2. A. Rodriguez-Vazquez, G. Linan-Cembrano, L. Carranza, E. Roca-Moreno, R. Carmona-Galan, F. Jimenez-Garrido, R. Dominguez-Castro, S. E. Meana, ACE16k: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCs, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 51, No. 5, pp. 851-863, 2004.
3. P. Dudek, P. J. Hicks, A General-Purpose Processor-per-Pixel Analog SIMD Vision Chip, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 52, No. 1, pp. 13-20, 2005.
4. P. Dudek, Implementation of SIMD Vision Chip with 128x128 Array of Analogue Processing Elements, Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS 2005, Vol. 6, pp. 5806-5809, 2005.
5. A. Lopich, P. Dudek, Architecture of a VLSI Cellular Processor Array for Synchronous/asynchronous Image Processing, Proc. of the 2006 IEEE International Symposium on Circuits and Systems, pp. 3618-3621, 2006.
6. A. Lopich, P. Dudek, ASPA: Focal Plane Digital Processor Array with Asynchronous Processing Capabilities, Proc. of the 2008 IEEE International Symposium on Circuits and Systems, pp. 1592-1595, 2008.
7. A. Paasio, A. Kananen, M. Laiho, K. Halonen, A Compact Computational Core for Image Processing, Proceedings of the European Conference on Circuit Theory and Design, ECCTD'01, pp. I-337-339, 2001.
8. A. Paasio, A. Kananen, M. Laiho, K. Halonen, An Analog Array Processor Hardware Realization with Multiple New Features, Proceedings of the International Joint Conference on Neural Networks, IJCNN, pp. 1952-1955, 2002.
9. J. Poikonen, A. Paasio, An 8x8 Cell Analog Order Statistic Filter Array with Asynchronous Grayscale Morphology in 0.13μm CMOS, Accepted for future publication in IEEE Transactions on Circuits and Systems I: Regular Papers, (2008).
10. M. Laiho, A. Paasio, J. Flak, K. Halonen, Template Design for Cellular Nonlinear Networks With 1-Bit Weights, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 55, No. 3, pp. 904-913, 2008.
11. J. Poikonen, A. Paasio, A Ranked Order Filter Implementation for Parallel Analog Processing, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 51, No. 5, pp. 974-987, 2005.
12. J. Poikonen, A. Paasio, Rank Identification for an Analog Ranked Order Filter, Proc. of the 2005 IEEE International Symposium on Circuits and Systems, ISCAS05, Vol. 3, pp. 2819-2822, 2005.
13. J. Poikonen, A. Paasio, Current Controlled Resistive Fuse Implementation in a Mixed-Mode Array Processor Core, Proceedings Of the 8th IEEE International Workshop on Cellular Neural Networks and their Applications, pp. 76-81, 2004.
14. J. Poikonen, Absolute Value Extraction and Order Statistic Filtering for a Mixed-Mode Array Image Processor, Ph.D. Dissertation, Turku Centre for Computer Science (TUCS) Dissertations, No. 80, November 2006.
15. M. Laiho, J. Poikonen, A. Paasio, K. Halonen, Centroiding and Classication of Objects Using a Processor Array with a Scalable Region of Interest, Proc. of the 2008 IEEE International Symposium on Circuits and Systems, ISCAS08, pp. 1604-1607, 2008.