Architecture of a VLSI cellular processor array for synchronous/ asynchronous image processing

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 3618-3621

  Lopich, Alexey ^a   Dudek, Piotr ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; EMBEDDED SYSTEMS; IMAGE PROCESSING; MICROPROCESSOR CHIPS; TIME DOMAIN ANALYSIS;

ASYNCHRONOUS PROPAGATION NETWORKS; CONTINUOUS-TIME DOMAINS; INTER-PROCESSOR COMMUNICATION;

VLSI CIRCUITS;

EID: 34547275970     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. J.C.Gealow, C.G.Sodini, Pixel-parallel image processor using logic pitch-matched to dynamic memory. IEEE Journal of Solid-State Circuits, 1999. 34(6): p. 831-839.
2. M.J.B.Duff, D.M.Watson, The cellular logic array image processor, Computer Journal, 1977. 20(1): p. 68-72.
3. P.Dudek, P.J.Hicks, A general-purpose processor-per-pixel analog SMD vision chip. IEEE Trans. on Cirouits and Systems I: Fundamental Theory and Applications, 2005. 52(1): p. 13-20.
4. J.-E.Eklund, C. Svensson, A.Astrom, VLSI Implementation of a Focal Plane Image Processor - A Realization of the Near-Sensor Image Processing Concept. IEEE Trans. on VLSI Systems, 1996. 4(3): p. 322-335.
5. A.Lopich, P.Dudek, Architecture of Asynchronous Cellular Processor Array for Image Skeletonization. in ECCTD'05. 2005. Cork, Ireland.
6. A.Manzanera, Morphological segmentation on the programmable retina: towards mixed synchronous/asynchronous algorithms, in 6th International Symposium on Mathematical Morphology. ,2002. Sydney, Australia.
7. T.Komuro, S.Kagami, M.Ishikawa: A dynamically reconfigurable SIMD processor for a vision chip. IEEE Journal of Solid-State Circuits, 2004. 39(1): p. 265-268.
8. G.Linan, S.Espejo, et al, Architectural and Basic Circuit Considerations for a Flexible 1.28×12.8 Mixed-Signal SIMD Vision Chip. Analog Integrated Circuits and Signal Processing, 2002, 33: p. 179-190.
9. P. Dudek, Fast and Efficient Implementation of Trigger-Wave Propagation on VLSI Cellular Processor Arrays. in CNNA2004. 2004. Budapest.
10. P.Dudek, A flexible global readout architecture for an analogue SIMD vision chip, in ISCAS 2003, Int. Symp. on Circuits and Systems, 25-28 May 2003, 2003. Bangkok, Thailand: IEEE.
11. B.Galilee, F.Mamalet, M.Renaudin, P.-Y.Coulon, Watershed parallel algorithm for asynchronous processors array, in ICME '02. 26-29 Aug. 2002.