Centroiding and classification of objects using a processor array with a scalable region of interest

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 1604-1607

  Laiho, Mika ^a   Poikonen, Jonne ^a   Paasio, Ari ^a   Halonen, Kari ^b  

^a UNIVERSITY OF TURKU   (Finland)

^b AALTO UNIVERSITY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

INTERNATIONAL SYMPOSIUM; PROCESSOR ARRAYS; REGION -OF-INTEREST;

TECHNICAL PRESENTATIONS;

EID: 51749107967     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541740     Document Type: Conference Paper

References (7)

1. G. L. Cembrano, A. Rodriquez-Vazguez, R. Galan, F. Jimenez-Carrido, S. Espejo, R. Dominquez-Castro, "A 1000 FPS at 128x128 vision processor with 8-bit digitized I/O IEEE Journal of Solid-State Circuits, Vol. 39, No. 7, pp. 1044-1055, 2004.
2. R. Etienne-Cummings, J. Van der Spiegel, P. Mueller, M. Zhang, A Foveated Silicon Retina for Two-Dimensional Tracking, IEEE Transactions on Circuits and Systems-II, Vol. 47, No.6, pp. 504-517, 2000.
3. T. Constandinou, C. Toumazou, "A Micropower Centroiding Vision Processor", IEEE Journal of Solid-State Circuits, Vol. 41, No. 6, pp. 1430-1443, 2006.
4. P. Dudek, "A flexible global readout architecture for an analogue SIMD vision chip", International Symposium on Circuits and Systems, pp. III-782-III-785, 2003.
5. B. Pain, C. Sun, C. Wrigley, G. Yang, "Dynamically Reconfigurable Vision with High Performance CMOS Active Pixel Sensors (APS)", Proceedings of IEEE Sensors, pp. 21-26, 2002.
6. M. Laiho, A. Paasio, J. Flak, K. Halonen, "Template Design for Binary-Programmable Cellular Nonlinear Networks", IEEE International Symposium on Circuits and Systems, Kobe, pp. 3938-3941, 2005.
7. T.Roska et. al., "CNN Software Library", Version 1.1, Analogical and Neural Computing Laboratory, Hungarian Academy of Sciences, 2000, http://lab.analogic.sztaki.hu/Candy/csl.html.