Adaptive prefetching for shared cache based chip multiprocessors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 773-778

  Kandemir, Mahmut ^a   Zhang, Yuanrui ^a   Ozturk, Ozcan ^b  

^a The Pennsylvania State University   (United States)

^b BILKENT UNIVERSITY   (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CACHE MEMORY;

ADAPTIVE PREFETCHING; CHIP MULTI-PROCESSORS (CMPS); CHIP MULTIPROCESSOR; COMPLEMENTARY TECHNIQUES; EMBEDDED APPLICATION; MULTI- THREADED APPLICATIONS; PREFETCHING TECHNIQUES; SOFTWARE PREFETCHING;

MULTIPROCESSING SYSTEMS;

EID: 70350077814     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090768     Document Type: Conference Paper

References (30)

1. V. Aslot, M. J. Domeika, R. Eigenmann, G. Gaertner, W. B. Jones, and B. Parady. Specomp: A new benchmark suite for measuring parallel computer performance. In Proceedings of the International Workshop on OpenMP Applications and Tools, pages 1-10, July 2001.
2. T.-F. Chen and J.-L. Baer. A performance study of software and hardware data prefetching schemes. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 223-232, 1994.
3. Y. Choi, A. Knies, G. Vedaraman, J. Williamson, and I. Esmer. Design and experience: Using the intel itanium-2 processor. In Proceedings of the EPIC2 Workshop, 2002.
4. F. Dahlgren, M. Dubois, and P. Stenstrom. Fixed and adaptive sequential prefetching in shared-memory multiprocessors. In Proceedings of the International Conference on Parallel Processing, page 5663., St. Charles, IL, 1993.
5. C. Dulong, R. Krishnaiyer, D. Kulkarni, D. Lavery, W. Li, J. Ng, and D. Sehr. An overview of the Intel IA-64 compiler. Intel Technology Journal, 1999.
6. E. H. Gornish and A. Veidenbaum. An integrated hardware/software data prefetching scheme for shared-memory multiprocessors. International Journal of Parallel Programming, 27(1):35-70, 1999.
7. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach; Second Edition. Morgan Kaufmann, 1996. HEN j2 96:1 1.Ex.
8. T. Horel and G. Lauterbach. Ultrasparc-iii: Designing third-generation 64-bit performance. IEEE Micro, 19(3):73-85, 1999.
9. L. Hsu, R. Iyer, S. Makineni, S. Reinhardt, and D. Newell. Exploring the cache design space for large scale CMPs. SIGARCH Computer Architecture News, 33(4):24-33, 2005.
10. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture, 1990.
11. A. Ki and A. E. Knowles. Adaptive data prefetching using cache information. In Proceedings of the 11th International Conference on Supercomputing, pages 204-212, Vienna, Austria, 1997.
12. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, 25(2):21-29, 2005.
13. J. Lu, H. Chen, R. Fu, W.-C. Hsu, B. Othmer, P.-C. Yew, and D.-Y. Chen. The performance of runtime data cache prefetching in a dynamic optimization system. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003.
14. J. Lu, A. Das, W.-C. Hsu, K. Nguyen, and S. G. Abraham. Dynamic helper threaded prefetching on the SUN ultrasparc CMP processor. In Proceedings of the 38th International Symposium on Microarchitecture, 2005.
15. C.-K. Luk. Tolerating memory latency through software-controlled pre- execution in simultaneous multithreading processors. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 40-51, 2001.
16. C.-K. Luk and T. C. Mowry. Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors. In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, pages 182-194, 1998.
17. C.-K. Luk and T. C. Mowry. Architectural and compiler support for effective instruction prefetching: a cooperative approach. ACM Transactions on Computer Systems, 19(1):71-109, 2001.
18. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35(2):50-58, 2002.
19. T. C. Mowry. Tolerating latency in multiprocessors through compiler-inserted prefetching. ACM Transactions on Computer Systems, 16(1):55-92, 1998.
20. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62-73, 1992.
21. X. Shi, Z. Yang, J. Peir, L. Peng, Y.-K. Chen, Lee, and Liang. Coterminous locality and coterminous group data prefetching on chip multiprocessors. In Proceedings of the 20th International Parallel and Distributed Processing Symposium, 2006.
22. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. Power5 system microarchitecture. IBM J. Res. Dev., 49(4/5):505-521, 2005.
23. A. J. Smith. Cache memories. ACM Comput. Surv., 14(3):473-530, 1982.
24. L. Spracklen, Y. Chou, and S. G. Abraham. Effective instruction prefetching in chip multiprocessors for modern commercial applications. In Proc. of International Symposium on High-Performance Computer Architecture, February 2005.
25. V. Srinivasan, E. S. Davidson, and G. S. Tyson. A prefetch taxonomy. IEEE Transactions on Computers, 53(2):126-140, 2004.
26. S. P. Vanderwiel and D. J. Lilja. A compiler-assisted data prefetch controller. In Proceedings of the IEEE International Conference on Computer Design, 1999.
27. S. P. Vanderwiel and D. J. Lilja. Data prefetch mechanisms. ACM Comput. Surv., 32(2):174-199, 2000.
28. Z. Wang, D. Burger, K. S. McKinley, S. K. Reinhardt, and C. C. Weems. Guided region prefetching: a cooperative hardware/software approach. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 388-398, 2003.
29. M. E. Wolf. Improving Locality and Parallelism in Nested Loops. Ph.D. thesis, Stanford University, Computer Systems Laboratory, August, 1992
30. D. Wood and A. Alameldeen. Interactions between compression and prefetching in chip multiprocessors. In Proceedings of the 13th International Symposium on High-Performance Computer Architecture, February 2007.