Architectural and compiler support for effective instruction prefetching: A cooperative approach

ACM Transactions on Computer Systems

Volumn 19, Issue 1, 2001, Pages 71-109

  Luk, Chi Keung ^a   Mowry, Todd C ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b Carnegie Mellon University   (United States)

Author keywords

B.3.2 Memory Structures : Design Styles Cache memories; Compiler optimization; D.3.4 Programming Languages : Processors Compilers; Design; Experimentation; Instruction prefetching; Optimization; Performance

Indexed keywords

EID: 0042366306     PISSN: 07342071     EISSN: None     Source Type: Journal    
DOI: 10.1145/367742.367786     Document Type: Article

References (29)

1. AHO, A. V., SETHI, R., AND ULLMAN, J. D. 1986. Compilers: Principles, Techniques, and Tools. Addison-Wesley Longman Publ. Co., Inc., Reading, MA.
2. BAHAR, I., CALDER, B., AND GRUNWALD, D. 1999. A comparison of software code reordering and victim buffers. SIGARCH Comput. Arch. News.
3. BERNSTEIN, D., COHEN, D., AND FREUND, A. 1995. Compiler techniques for data prefetching on the PowerPC. In Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques (PACT '95, Limassol, Cyprus, June 27-29), L. Bic, P. Evripidou, W. Böhm, and J.-L. Gaudiot, Chairs. IFIP Working Group on Algol, Manchester, UK, 19-26.
4. CHANG, P.-Y., HAO, E., AND PATT, Y. N. 1997. Target prediction for indirect jumps. In Proceedings of the 24th International Symposium on Computer Architecture (ISCA '97, Denver, CO, June 2-4), A. R. Pleszkun and T. Mudge, Chairs. ACM Press, New York, NY, 274-283.
5. DRIESEN, K. AND HOLZLE, U. 1998a. Accurate indirect branch prediction. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA '98, Barcelona, Spain, June 27-July 1), D. DeGroot, Ed. IEEE Press, Piscataway, NJ, 167-178.
6. DRIESEN, K. AND HÖLZLE, U. 1998b. The cascaded predictor: Economical and adaptive branch target prediction. In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-31, Dallas, TX, Nov. 30-Dec. 2), J. Bondi and J. Smith, Chairs. IEEE Computer Society Press, Los Alamitos, CA, 249-258.
7. GLOY, N., BLACKWELL, T., SMITH, M. D., AND CALDER, B. 1997. Procedure placement using temporal ordering information. In Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 30, Research Triangle Park, NC, Dec. 1-3), M. Smotherman and T. Conte, Chairs. IEEE Computer Society Press, Los Alamitos, CA, 303-313.
8. GRUNWALD, D., KLAUSER, A., MANNE, S., AND PLESZKUN, A. 1998. Confidence estimation for speculation control. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA '98, Barcelona, Spain, June 27-July 1), D. DeGroot, Ed. IEEE Press, Piscataway, NJ, 122-131.
9. HASHEMI, A. H., KAELI, D. R., AND CALDER, B. 1997. Efficient procedure mapping using cache line coloring. In Proceedings of the 1997 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '97, Las Vegas, NV, June 15-18), A. M. Berman, Ed. ACM Press, New York, NY, 171-182.
10. HWU, W. AND CHANG, P. 1989. Achieving high instruction cache performance with an optimizing compiler. In Proceedings of the 16th Annual International Symposium on Computer Architecture (ISCA '89, Jerusalem, Israel, May 28-June 1), J.-C. Syre, Chair. ACM Press, New York, NY, 242-251.
11. JOSEPH, D. AND GRUNWALD, D. 1997. Prefetching using Markov predictors. In Proceedings of the 24th International Symposium on Computer Architecture (ISCA '97, Denver, CO, June 2-4), A. R. Pleszkun and T. Mudge, Chairs. ACM Press, New York, NY, 252-263.
12. JOUPPI, N. 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th International Symposium on Computer Architecture (ISCA '90, Seattle, WA, May). IEEE Press, Piscataway, NJ, 364-373.
13. KANE, G. AND HEINRICH, J. 1992. MIPS RISC Architectures. Prentice-Hall, Inc., Upper Saddle River, NJ.
14. MAYNARD, A., DONNELLY, C., AND OLSZEWSKI, B. 1994. Contrasting characteristics and cache performance of technical and multi-user commercial workloads. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI, San Jose, CA, Oct. 4-7), F. Baskett and D. Clark, Chairs. ACM Press, New York, NY, 145-156.
15. MOWRY, T. C., LAM, M. S., AND GUPTA, A. 1992. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V, Boston, MA, Oct. 12-15), S. Eggers, Chair. ACM Press, New York, NY, 62-73.
16. MUTH, R., DEBRAY, S., WATTERSON, S., AND BOSSCHERE, K. D. 2001. Alto: A link-time optimizer for the Compaq Alpha. Softw. Pract. Exper..
17. PETTIS, K. AND HANSEN, R. 1990. Profile guided code positioning. In Proceedings of the Conference on Programming Language Design and Implementation (SIGPLAN '90, White Plains, NY, June 20-22), B. N. Fischer, Chair. ACM Press, New York, NY, 16-27.
18. PIERCE, J. AND MUDGE, T. 1996. Wrong-path instruction prefetching. In Proceedings of the 29th annual IEEE/ACM international symposium on Microarchitecture (MICRO 29, Paris, France, Dec. 2-4), S. Melvin and S. Beaty, Chairs. IEEE Computer Society Press, Los Alamitos, CA, 165-175.
19. REINMAN, G., CALDER, B., AND AUSTIN, T. 1999a. Fetch directed instruction prefetching. In Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture (Nov.). 16-27.
20. REINMAN, G., CALDER, B., AND AUSTIN, T. 1999b. A scalable front-end architecture for fast instruction delivery. In Proceedings of the 26th Annual International Symposium on Computer Architecture (June). 234-245.
21. SANTHANAM, V., GORNISH, E. H., AND HSU, W.-C. 1997. Data prefetching on the HP PA-8000. In Proceedings of the 24th International Symposium on Computer Architecture (ISCA '97, Denver, CO, June 2-4), A. R. Pleszkun and T. Mudge, Chairs. ACM Press, New York, NY, 264-273.
22. SMITH, A. 1978. Sequential program prefetching in memory hierarchies. IEEE Computer 11, 2, 7-21.
23. SMITH, A. J. 1982. Cache memories. ACM Comput. Surv. 14, 3 (Sept.), 473-530.
24. SMITH, J. E. AND HSU, W.-C. 1992. Prefetching in supercomputer instruction caches. In Proceedings of the 1992 Conference on Supercomputing (Supercomputing '92, Minneapolis, MN, Nov. 16-20), R. Werner, Ed. IEEE Computer Society Press, Los Alamitos, CA, 588-597.
25. STARK, J., RACUNAS, P., AND PATT, Y. N. 1997. Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order. In Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 30, Research Triangle Park, NC, Dec. 1-3), M. Smotherman and T. Conte, Chairs. IEEE Computer Society Press, Los Alamitos, CA, 34-43.
26. WEBB, C. F. 1988. Subroutine call/Return stack. IBM Tech. Discl. Bull. 30, 11 (Apr.).
27. XIA, C. AND TORRELLAS, J. 1996. Instruction prefetching of system codes with layout optimized for reduced cache misses. In Proceedings of the 23rd International Symposium on Computer Architecture (Philadelphia, PA, May). ACM Press, New York, NY, 271-282.
28. YEAGER, K. C. 1996. The MIPS R10000 superscalar microprocessor. IEEE Micro 16, 2 (Apr.), 28-40.
29. YU, A. AND CHEN, J. 1996. The Postgres95 User Manual v1.0. University of California at Berkeley, Berkeley, CA.