Successful attack on an FPGA-based WDDL des cryptoprocessor without place and route constraints

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 640-645

  Sauvage, Laurent ^a   Guilley, Sylvain ^a   Danger, Jean Luc ^a   Mathieu, Yves ^a   Nassar, Maxime ^a  

^a INSTITUT TELECOM   (France)

Author keywords

Differential Power Analysis (DPA); Dual rail with Precharge Logic (DPL); Electromagnetic Analysis (EMA); Field Programmable Gates Array (FPGA); Side Channel Analysis (SCA); Wave Dynamic Differential Logic (WDDL)

Indexed keywords

COMPUTER CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE SECURITY; LOGIC GATES; WAVEFRONTS;

DIFFERENTIAL POWER ANALYSIS; DUAL-RAIL WITH PRECHARGE LOGIC; ELECTROMAGNETIC ANALYSIS; FIELD PROGRAMMABLE GATES ARRAYS (FPGA); SIDE-CHANNEL ANALYSIS; WAVE DYNAMIC DIFFERENTIAL LOGIC;

SIDE CHANNEL ATTACK;

EID: 70350075831     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090745     Document Type: Conference Paper

References (21)

1. Agilent Technologies: http://www.agilent.com/.
2. É. Brier, C. Clavier, and F. Olivier. Correlation Power Analysis with a Leakage Model. Proc. of CHES'04, 3156:16-29, August 11-13 2004. ISSN: 0302-9743; ISBN: 3-540-22666-4; DOI: 10.1007/b99451; Cambridge, MA, USA.
3. S. Chari, J. Rao, and P. Rohatgi. Template Attacks. In CHES, volume 2523 of LNCS, pages 13-28. Springer, August 2002.
4. S. Drimer. Personal web page at Cambridge University, UK. It is entitled "FPGA design security bibliography". Available at: http://www.cl.cam.ac.uk/∼sd410/fpgasec/.
5. K. Gandolfi, C. Mourtel, and F. Olivier. Electromagnetic Analysis: Concrete Results. In CHES, volume 2162 of LNCS, pages 251-261. Springer, May 2001.
6. B. Gierlichs, L. Batina, and P. Tuyls. Mutual Information Analysis - A Universal Differential Side-Channel Attack. Cryptology ePrint Archive, Report 2007/198, 2007.
7. S. Guilley, S. Chaudhuri, L. Sauvage, T. Graba, J.-L. Danger, P. Hoogvorst, V.-N. Vong, and M. Nassar. Place-and-Route Impact on the Security of DPL Designs in FPGAs. In HOST (Hardware Oriented Security and Trust), IEEE, pages 29-35, Anaheim, CA, USA, jun 2008.
8. P. Maistri and R. Leveugle. Double-data-rate computation as a countermeasure against fault analysis. IEEE Trans. Comput., 57(11):1528-1539, 2008.
9. E. D. Mulder, P. Buysschaert, S. B. Örs, P. Delmotte, B. Preneel, G. Vandenbosch, and I. Verbauwhede. Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem. In IEEE International Conference on Computer as a tool (EUROCON), pages 1879-1882, November 2005. Belgrade, Serbia & Montenegro.
10. P. Kocher and J. Jaffe and B. Jun. Differential Power Analysis. In Proceedings of CRYPTO'99, volume 1666 of LNCS, pages 388-397. Springer-Verlag, 1999. (PDF).
11. J.-J. Quisquater and D. Samyde. ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smard Cards. In I. Attali and T. P. Jensen, editors, Smart Card Programming and Security (E-smart 2001), volume 1240 of LNCS, pages 200-210. Springer-Verlag, 2001. ISSN 0302-9743.
12. Rohde and Schwarz: http://www.rohde-schwarz.com/.
13. L. Sauvage, S. Guilley, and Y. Mathieu. ElectroMagnetic Radiations of FPGAs: High Spatial Resolution Cartography and Attack of a Cryptographic Module. ACM, 2008. To be published, full text in http://hal. archives-ouvertes.fr/hal-00319164/en/.
14. S. P. Skorobogatov. Optically Enhanced Position-Locked Power Analysis. In CHES, volume 4249 of LNCS, pages 61-75. Springer, 2006.
15. K. Slattery, J. Neal, and W. Cui. Near-Field Measurements of VLSI Devices. Electromagnetic Compatibility, IEEE Transactions on, 41(4):374-384, Nov 1999.
16. D. Sokolov, J. Murphy, and A. Bystrov. Improving the Security of Dual-Rail Circuits. In CHES, LNCS, pages 282-297. Springer, Aug 2004.
17. D. Suzuki and M. Saeki. Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style. In CHES, volume 4249 of LNCS, pages 255-269. Springer, 2006. http://dx.doi.org/10.1007/11894063-21.
18. K. Tiri and I. Verbauwhede. A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In DATE'04, pages 246-251, February 2004. Paris, France.
19. K. Tiri and I. Verbauwhede. Secure Logic Synthesis. In FPL, volume 3203 of LNCS, pages 1052-1056, August 2004.
20. K. Tiri and I. Verbauwhede. A digital design flow for secure integrated circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(7):1197-1208, 2006.
21. P. Yu and P. Schaumont. Secure FPGA circuits using controlled placement and routing. In CODES+ISSS'07: Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, pages 45-50, New York, NY, USA, 2007. ACM.