Temperature-aware task allocation and scheduling for embedded Multiprocessor Systems-on-Chip (MPSoC) design

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 45, Issue 3, 2006, Pages 177-189

  Xie, Yuan ^a   Hung, Wei Lun ^a  

^a Pennsylvania State University   (United States)

Author keywords

Embedded system design; Scheduling; System on chip design; Thermal aware design

Indexed keywords

ALGORITHMS; EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS; RESOURCE ALLOCATION; SCHEDULING; THERMAL EFFECTS;

FLOORPLANNING TOOLS; SCHEDULING ALGORITHM; SYSTEM-ON-CHIP DESIGN; THERMAL AWARE DESIGN;

CHIP SCALE PACKAGES;

EID: 33846578163     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11265-006-9760-y     Document Type: Article

References (23)

1. C. Tsai and S. Kang, "Cell-Level Placement for Improving Substrate Thermal Distribution," IEEE Trans. Comptur.-Aided Des., vol. 19, no. 2, 2000, pp. 253-266, Feb.
2. J. Srinivasan, S. V. Adve, P. Bose, and J. Rivers, "The Impact of Technology Scaling on Lifetime Reliability," in Proc. of International Conference on Dependable Systems and Networks, June 2004.
3. Y. Xie and W. Wolf, "Allocation and Scheduling of Conditional Task Graph in Hardware/Software Co-Synthesis," in Proc. of Design, Automation and Test in Europe Conference, 2001, pp. 620-625.
4. A. Doboli, "Integrated Hardware-Software Co-Synthesis and High-Level Synthesis for Design of Embedded Systems under Power and Latency Constraints," in Proc. of Design, Automation and Test in Europe Conference, 2001.
5. J. Liu, P. Chou, N. Bagherzadeh, and F. Kurdahi, "Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems," in Proc. of the 38th Conference on Design Automation, Las Vegas, Nevada, 2001, 840-845.
6. L. Shang and N. K. Jha, "Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs," in Proc. of the 2002 Conference on Asia South Pacific Design Automation/VLSI Design, January 2002.
7. Y. Zhang, X. Hu, and D. Z. Chen, "Low-Power System Design: Task Scheduling and Voltage Selection for Energy Minimization," in Proc. of the 39th Conference on Design Automation, June 2002.
8. D. Shin and J. Kim, "System Level Issues; Power-Aware Scheduling of Conditional Task Graphs in Real-Time Multiprocessor Systems," in Proc. of the 2003 international Symposium on Low Power Electronics and Design, August 2003.
9. M. Schmitz, B. Al-Hashimi, and P. Eles, "Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems," in Proc. of the Conference on Design, Automation and Test in Europe, 2002, p. 514.
10. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, 'Temperature-Aware Microachitecture," in Proc. of the 30th International Symposium on Computer Architecture, pp. 2-13, June 2003.
11. W. Wolf and J. Staunstrup, "Hardware/Software co-design Principles and Practice," Kluwer, 1997.
12. Microprocessor, vol. 18, Archive 5, May 2004.
13. J. Luo and N. K. Jha, "Power-conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-time Embedded Systems," Proc. of the 2000 IEEE/ACM International Conference on Computer-Aided Design, November 2000.
14. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task Graphs For Free," in Proc. of the 6th International Workshop on Hardware/Software Codesign, 1998.
15. D. Brooks and M. Martonosi, "Dynamic Thermal Management for High-Performance Microprocessors," in Proc. of the Seventh International Symposium on High-Performance Computer Architecture, 2001, pp. 171-182.
16. W-L. Hung, Y. Xie, N. Vijaykrishnan, C. Addo-Quaye, T. Theocharides, and M. J. Irwin, "Thermal-Aware Floorplanning Using Genetic Algorithms," in International Symposium on Quality Electronic Design (ISQED), 2005.
17. W. Wolf, 'The future of Multiprocessor Systems-on-Chips," in Proc. of Design Automation Conference, 2004, pp. 681-685
18. W. Hung et al., "Thermal-Aware TP Virtual ization and Placement for Networks-on-Chip Architecture," in Proc. of IEEE 22nd international Conference on Computer Design, 2004.
19. K. Ramamritham, "Allocation and Scheduling of Precedence-Related Periodic Tasks," IEEE Trans. Parallel Distrib. Syst., vol. 6, no. 4, 1995, pp. 412-420, April.
20. Embedded System Synthesis Benchmarks Suite (E3S) http://www.ece. northwestern.edu/~dickrp/e3s/.
21. S. Dutta, R. Jensen, and A. Rieckmann, "Viper; A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems," IEEE Des. Test Comput., 2001, pp. 21-31, Sep/Oct.
22. http://www-03.ibm.com/chips/products/asics/products/soc.html
23. Y. Xie and W. Wolf, "Co-Synthesis with Custom ASTCs," in Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 129-134.