A novel LDPC decoder for DVB-S2 IP

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 1308-1313

  Müller, Stefan ^a   Schreger, Manuel ^a   Kabutz, Marten ^a   Alles, Matthias ^b   Kienle, Frank ^b   Wehn, Norbert ^b  

^a THOMSON System Architecture Group   (Germany)

^b University of Koblenz Landau   (Germany)

Author keywords

Check Node approximation; DVB S2; Forward Error Correction; LDPC; Soft decision decoding

Indexed keywords

ERROR CORRECTION; FORWARD ERROR CORRECTION;

CHECK NODES; DVB-S2; EXTRINSIC INFORMATION; LDPC; LOW DENSITY PARITY CHECK; MEMORY CONSUMPTION; MEMORY REQUIREMENTS; SOFT DECISION DECODING;

DECODING;

EID: 70350064432     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090867     Document Type: Conference Paper

References (15)

1. European Telecommunications Standards Institude (ETSI), "Digital Video Broadcasting (DVB) Second generation framing structure for broadband satellite applications; EN 302 307 V1.1.1," www.dvb.org.
2. A. Morello and V. Mignone, "DVB-S2: The Second Generation Standard for Satellite Broad-Band Services," Proceedings of the IEEE, vol. 94, pp. 210-227, 2006.
3. R. Gallager, "Low-density parity-check codes," Information Theory, IRE Transactions on, vol. 8, pp. 21-28, 1962.
4. E. Yeo, P. Pakzad, B. Nikolic, and V. Anantharam, "High Throughput Low-Density Parity-Check Decoder Architectures," in Global Telecommunications Conference, 2001. GLOBECOM '01. IEEE, vol. 5, 2001, pp. 3019-3024 vol.5.
5. M. Mansour and N. Shanbhag, "High-Throughput LDPC Decoders," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 11, pp. 976-996, 2003.
6. D. Hocevar, "A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes," in Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on, 2004, pp. 107-112.
7. F. Guilloud, E. Boutillon, and J. Danger, "λ-Min Decoding Algorithm of Regular and Irregular LDPC Codes," in Proc. 3nd International Symposium on Turbo Codes & Related Topics, Brest, France, Sep. 2003, pp. 451-454.
8. F. Kienle, T. Brack, and N. Wehn, "A synthesizable IP Core for DVB-S2 LDPC Code Decoding," in Design, Automation and Test in Europe. Proceedings, 2005, pp. 100-105 Vol. 3.
9. A. Segard, F. Verdier, D. Declercq, and P. Urard, "A DVB-S2 compliant LDPC decoder integrating the Horizontal Shuffle Scheduling," in Intelligent Signal Processing and Communications, 2006. ISPACS '06. International Symposium on, 2006, pp. 1013-1016.
10. J. Dielissen, A. Hekstra, and V. Berg, "Low cost LDPC decoder for DVB-S2," in Design, Automation and Test in Europe, 2006. DATE '06. Proceedings, vol. 2, 2006, pp. 1-6.
11. M. Gomes, G. Falcao, V. Silva, V. Ferreira, A. Sengo, and M. Falcao, "Flexible Parallel Architecture for DVB-S2 LDPC Decoders," in Global Telecommunications Conference. GLOBECOM '07. IEEE, 2007, pp. 3265-3269.
12. P. Urard, E. Yeo, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Lantreibecq, and B. Gupta, "A 135Mb/s DVB-S2 Compliant Codec Based on 64800b LDPC and BCH Codes," in Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, 2005, pp. 446-609 Vol. 1.
13. P. Urard, L. Paumier, V. Heinrich, N. Raina, and N. Chawla, " A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite- Transmission Portable Devices," in Solid-State Circuits Conference, 2008. Digest of Technical Papers. ISSCC. 2008 IEEE International, 2005, pp. 310-311.
14. R. Tanner, "A Recursive Approach to Low Complexity Codes," Information Theory, IEEE Transactions on, vol. 27, pp. 533-547, 1981.
15. H. Jin, A. Khandekar, and R. McEliece, "Irregular Repeat-Accumulate Codes," Second International Conference on Turbo Codes, Brest, France, Sep. 2000.