Analysis and optimization of NBTI induced clock skew in gated clock trees

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 296-299

  Chakraborty, Ashutosh ^a   Ganesan, Gokul ^a   Rajaram, Anand ^a   Pan, David Z ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK DISTRIBUTION NETWORKS; ELECTRIC CLOCKS; FAILURE (MECHANICAL); FORESTRY; THERMODYNAMIC STABILITY; TREES (MATHEMATICS);

AREA PENALTY; CIRCUIT DESIGN TECHNIQUES; CLOCK SKEWS; GATED CLOCKS; MATHEMATICAL FRAMEWORKS; PMOS DEVICES; TEMPERATURE VARIATION; VLSI DESIGN;

NEGATIVE BIAS TEMPERATURE INSTABILITY;

EID: 70350053279     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090675     Document Type: Conference Paper

References (13)

1. S. Bhardwaj et al., "Predictive modeling of the nbti effect for reliable design," CICC 2006, pp. 189-192, Sept. 2006.
2. W. Wang et al., "The impact of nbti on the performance of combinational and sequential circuits," DAC 2007, pp. 364-369, June 2007.
3. P. Babighian et al., "A scalable algorithm for rtl insertion of gated clocks based on odcs computation," TCAD, vol. 24, pp. 29-42, Jan. 2005.
4. S. Mahapatra et al., "On the generation and recovery of interface traps in mosfets subjected to nbti, fn, and hci stress," Electron Devices, IEEE Transactions on, vol. 53, pp. 1583-1592, July 2006.
5. R. Vattikonda et al., "Modeling and minimization of pmos nbti effect for robust nanometer design," in DAC 2006, (New York, NY, USA), pp. 1047-1052, ACM, 2006.
6. S. V. Kumar et al., "An analytical model for negative bias temperature instability," in ICCAD 2006, (New York, NY, USA), pp. 493-496, ACM, 2006.
7. R. Vattikonda et al., "A new simulation method for nbti analysis in spice environment," ISQED 2007, pp. 41-46, March 2007.
8. "Method for reducing design effect of wearout mechanisms on signal skew in integrated circuit design."
9. W. Huang et al., "Compact thermal modeling for temperature-aware design," in DAC 2004, pp. 878-883, 2004.
10. "Corporate website." http://www.nangate.com.
11. Synopsys, HSpice User Guide. 2007.
12. http://opencores.org.
13. E. Karl et al., "Reliability modeling and management in dynamic microprocessor-based systems," DAC 002006, pp. 1057-1060, July 2006.