Experimental validation of the RC-interconnect effect equalization with negative group delay active circuit in planar hybrid technology

2009 IEEE Workshop on Signal Propagation on Interconnects, SPI '09

Volumn , Issue , 2009, Pages

  Ravelo, Blaise ^a   Pérennec, André ^a   Le Roy, Marc ^a  

^a UNIVERSITÉ DE BRETAGNE OCCIDENTALE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE CIRCUITS; ANALYTICAL PREDICTIONS; EQUALIZATION TECHNIQUES; EXPERIMENTAL VALIDATIONS; HYBRID TECHNOLOGY; INTERCONNECT EFFECTS; LINE PARAMETERS; MEASURED SIGNALS; NEGATIVE GROUP DELAY; PROPAGATION DELAYS; SQUARE-WAVE; TRAILING EDGES;

ACTIVE NETWORKS;

INTERCHANGES;

EID: 70349996292     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SPI.2009.5089836     Document Type: Conference Paper

References (13)

1. International Technology Roadmap for Semiconductors. http://www.itrs.net
2. Rabay, J. M., "Digital Integrated Circuits, A Design Perspective," Prentice-Hall (Englewood Cliffs, NJ: 1996).
3. Deutsch, A., "High-Speed Signal Propagation on Lossy Transmission Lines," IBM J. Res. Develop., Vol. 34, No. 4 (Jul. 1990), pp. 601-615.
4. Elmore, W. C., "The Transient Reponse of Damped Linear Networks," J. Appl. Phys., Vol. 19, (Jan. 1948), pp. 55-63.
5. Wyatt, J. L., "Circuit Analysis, Simulation and Design. North-Holland," The Netherlands: Elsiever Science (1978).
6. Kahng, A. B. and Muddu, S., "An Analytical Delay model of RLC Interconnects," IEEE Trans. Computed-Aided Design, Vol. 16 (Dec. 1997), pp. 1507-1514.
7. Adler, V. and Friedman, E. G., "Repeater Design to Reduce Delay and Power in Resistive Interconnect," IEEE Trans. Circuits Syst. II, Analog and Digital Signal Processing, Vol. 54, No. 5, (May 1998), pp. 607-616.
8. Ismail, Y. I. and Friedman, E. G., "Effects of Inductance on the Propagation, Delay and Repeater Insertion in VLSI Circuits," IEEE Trans. VLSI Sys., Vol. 8, No. 2, (Apr. 2000), pp. 195-206.
9. Bartolini, M., Pulici, P., Stoppino, P. P. and Campardo, G., "A Reduced Output Ringing CMOS Buffer," IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 54, No. 2, (Feb. 2007), pp. 102-106.
10. Solli, D. and Chiao, R. Y., "Superluminal Effects and Negative Delays in Electronics and their Applications," Phys. Rev. E, Issue 5, (Nov. 2002).
11. Ravelo, B., "Negative Group Delay Active Devices: Theory, Experimental Validations and Applications," Ph.D. thesis, chap. 8, Lab-STICC, UMR CNRS 3192, University of Brest, France, (Dec. 2008).
12. Ravelo, B., Pérennec, A. and Le Roy, M., "Equalization of Interconnect Propagation Delay with Negative Group Delay Active Circuits," 11th IEEE Workshop on SPI, Genova, Italy, (May 2007), pp. 15-18.
13. Ravelo, B., Pérennec, A. and Le Roy, M., "Application of Negative Group Delay Active Circuits to Reduce the 50% Propagation Delay of RC-Line Model," 12th IEEE Workshop on SPI, Avignon, France, (May 2008).