A Reduced Output Ringing CMOS Buffer

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 2, 2007, Pages 102-106

  Pulici, Paolo ^a   Bartolini, Michele ^b   Stoppino, Pier Paolo ^b   Campardo, Giovanni ^b   Vanalli, Gian Pietro ^b  

^a POLITECNICO DI MILANO   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

Buffer circuits; CMOS digital integrated circuits; driver circuits; impedance matching; interconnections

Indexed keywords

BUFFER CIRCUITS; CROSSTALK; DIGITAL INTEGRATED CIRCUITS; FEEDBACK CONTROL; INTERCONNECTION NETWORKS; MULTICHIP MODULES; PRINTED CIRCUIT BOARDS;

DATA SIGNAL INTEGRITY; DRIVER CIRCUITS; IMPEDANCE MATCHING;

CMOS INTEGRATED CIRCUITS;

EID: 33947575821     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.886249     Document Type: Article

References (12)

1. B. Young, Digital signal integrity. Upper Saddle River, NJ: Prentice-Hall, 2001.
2. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 2003.
3. F. Broyde and E. Clavelier, “A new Method for the reduction of crosstalk and echoin multiconductor interconnections,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 2, pp. 405–416, Feb. 2005.
4. A. Vaidyanath, “Effect of CMOS driver loading conditions on simultaneous switching noise,” IEEE Trans. Compon., Packag., Manufact. Technol. B, vol. 17, no. 4, pp. 480–485, Nov. 1994.
5. R. B. Staszewski and P. T. Balsara, “phase-domain all-digital phase-locked loop,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 159–163, Mar. 2005.
6. S. Dabral and T. Maloney, Basic esd and I/O Design. New York: Wiley, 1998.
7. F. Maloberti and G. Torelli, “On the design of cmos digital output drivers with controlled dI/dt,” in Proc. IEEE Int. Symp. Circuits Syst., Jun. 11-14, 1991, vol. 4, pp. 2236–2239.
8. S.-J. Jou, S.-H. Kuo, J.-T. Chiu, and T.-H. Lin, “Low switching noise and load-adaptative output buffer design technique,” IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1239–1249, Aug. 2001.
9. A. B. Dowlatabadi, “A robust, load-insensitive pad driver,” IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 660–665, Apr. 2000.
10. L. Yang and J. S. Yuan, “Design of a new CMOS output buffer with low switching noise,” in, Proc. 15th Int. Conf. Microelectron., Dec. 9–11, 2003, pp. 31–134.
11. L. Yang and J. S. Yuan, “Output buffer design for low noise and load adaptability,” Proc. IEEE Circuits, Devices, Syst., vol. 152, no. 2, pp. 46–150, Apr. 8, 2005.
12. L. Carro and L. J. Bego, “Low ringing I/O buffer design,” in Proc. IEEE Int. Symp. Circuits Syst., 31 May-3 June 1998, vol. 2, pp. 7–60.