Implementation of qos aware q-routing algorithm for network-on-chip

Communications in Computer and Information Science

Volumn 40, Issue , 2009, Pages 370-380

  Paliwal, Krishan Kumar ^a   George, Jinesh Shaji ^a   Rameshan, Navaneeth ^a   Laxmi, Vijay ^a   Gaur, M S ^a   Janyani, Vijay ^a   Narasimhan, R ^a  

^a MALAVIYA NATIONAL INSTITUTE OF TECHNOLOGY   (India)

Author keywords

Best Effort and Guaranteed Throughput; Q routing; Quality of Service

Indexed keywords

ADAPTIVE ROUTING ALGORITHM; BEST EFFORT; CYCLE ACCURATE; DISCRETE EVENTS; GUARANTEED THROUGHPUTS; NETWORK ON CHIP; Q-ROUTING; ROUTING STRATEGIES; SIMULATION STUDIES;

ADAPTIVE ALGORITHMS; COMPUTER SIMULATION; ROUTING ALGORITHMS; SERVERS; THROUGHPUT; VLSI CIRCUITS;

TELECOMMUNICATION NETWORKS;

EID: 70349907331     PISSN: 18650929     EISSN: None     Source Type: Book Series    
DOI: 10.1007/978-3-642-03547-0_35     Document Type: Conference Paper

References (15)

1. Dally, W., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: DAC, June 2001, pp. 684-689 (2001)
2. Benini, L., De Micheli, G.: Networks on Chip: A new SoC Paradigm. IEEE Computer 35, 70-78 (2002)
3. Jantsch, A.: Communication Performance in Network-on-Chips. Network on Chip Seminar Linkping, November 25 (2005)
4. Andreasson, D., Kumar, S.: On improving Best Effort throughput by better utilization of Guaranteed-Throughput channels in an on-chip communication system. In: Proceedings of Norchip conference, November 8-9, pp. 265-268 (2004)
5. Rostilav, D., Ginosar, R., Kolodny, A.: QNoC Asynchronous Router. Integration VLSI Journal 814, 1-13 (2008)
6. Jain, L., Al-Hasimi, B.M., Gaur, M.S., Laxmi, V., Narayanan, A.: NIRGAM: A Simulator for NoC Interconnect Routing and Application Modeling. In: Design, Automation and test in Europe 2007 (DATE 2007), Nice, France, April 16-20 (2007)
7. Dally, W.: Virtual Channel Flow Control. IEEE Transactions on parallel and distributed systems 3, 194-205 (1992)
8. Andreasson, D., Kumar, S.: Improving BE Traffic QoS using GT slack in NoC Systems. In: NORCHIP Conference, November 21-22, pp. 44-47 (2005)
9. Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: QNoC: QoS Architecture and design process for network on chip. Journal of Systems Architecture, 105-128 (2004)
10. Ye, T.T., Benini, L., De Micheli, G.: Packetization and routing analysis of onchip multiprocessor networks. Journal of Systems Architecture 50(2-3) (February 2004)
11. Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann publishers, San Fransisco (2004)
12. Majer, M., Bobda, C., Ahmadinia, A., Teich, J.: Packet Routing in Dynamically Changing Networks on Chip. In: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2005), Denver, CA, USA, April 4-8, pp. 154b-154b (2005)
13. Mansour, M., Kayssi, A.: FPGA-Based Internet Protocol Version 6 Router. In: Proceedings of International Conference on Computer Design: VLSI in Computers and Processors (ICCD 1998), Austin, Texas, USA, October 2-5, pp. 334-339 (1998)
14. Sathe, S., Wiklund, D., Liu, D.: Design of a Switching Node (Router) for On- Chip Networks. In: 5th International Conference on ASIC Proceedings (ASICCON 2003), Beijing, China, October 21-24, vol.1, pp. 75-78 (2003)
15. Hansson, A., Goossens, K., Radulescu, A.: A United Approach to Mapping and Routing on a Network-on-Chip for both Best-Effort and Guaranteed Service Traffic. VLSI Design, vol.2007 (2007)