A programmable adaptive router for a GALS parallel system

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2009, Pages 23-31

  Wu, Jian ^a   Furber, Steve ^a   Garside, Jim ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

FAULT TOLERANCE; NETWORK ARCHITECTURE; ROUTERS;

ADAPTIVE ROUTERS; ADAPTIVE ROUTING; CHIP-CHIP; COMMUNICATION INFRASTRUCTURE; INTERCHIP COMMUNICATIONS; LARGE-SCALES; ON CHIPS; PARALLEL SYSTEM; PROGRAMMABILITY; TRAFFIC FLOW;

QUALITY OF SERVICE;

EID: 70349295608     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2009.17     Document Type: Conference Paper

References (13)

1. D. Beeman, J.M. Bower, E. De Schutter and E. N. Efthimiadis, The GENESIS simulator-based neuronal database, Mahwah, NJ: Lawrence Erlbaum Associates, 1997.
2. M. L. Hines and N. T. Carnevale, The NEURON Simulation Environment, Neural Computation, MIT Press, USA, Vol.9, No.6, pp. 1179-1209, 1997.
3. L. A. Plana, S. B. Furber, S. Temple, M. M. Khan, Y. Shi, J. Wu, and S. Yang, A GALS Infrastructure for a Massively Parallel Multiprocessor, IEEE Design & Test of Computers, IEEE Computer Society, Vol.24, No.5, pp. 454-463, 2007.
4. S. B. Furber and S. Temple, Neural Systems Engineering, Journal of The Royal Society Interface, The Royal Society, England, Vol.4, No.13, pp. 193-206, 2007.
5. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson and K. Chang The Case for a Single-Chip Multiprocessor, Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM, pp. 2-11, 1996.
6. A. Jantsch and H. Tenhunen (Eds.), Networks on Chip, Kluwer Academic Publishers, Hingham, MA, 2003.
7. S. Kumar, A. Jantsch, J. P.Soininen and M. Forsell Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, IEEE Computer Society, p.117, 2002.
8. L. Benini and G. De Micheli, Networks on Chip: A New SoC Paradigm, IEEE Computer, IEEE Computer Society, Vol.35, No.1, pp. 70-78, 2002.
9. D. M. Chapiro, Globally-Asynchronous Locally-Synchronous Systems, Doctoral Thesis, 1984.
10. J. Bainbridge and S. B. Furber, Chain: A Delay-Insensitive Chip Area Interconnect, IEEE Micro, Vol.24, Np. 5, pp. 16-23, 2002.
11. D. Bertozzi and L. Benini, xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip, IEEE Circuits and Systems Magazine, pp. 1831, 2004.
12. T. Chelcea and S. Nowick, Robust Interfaces for Mixed- Timing Systems with Application to Latency-Insensitive Protocols, Proc. of the Design Automation Conf., ACM, pp. 216, 2002.
13. H. M. Jacobson, P. N. Kudva, P. Bose, P. W.Cook, S. E.Schuster, E. G.Mercer, and C. J.Myers, Synchronous Interlocked Pipelines, 8th IEEE International Symposium on Asynchronous Circuits and Systems, 2002.