A fifth-order GmC continuous-time δσ modulator with process-insensitive input linear range

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 9, 2009, Pages 2381-2391

  Aiba, Yusuke ^a   Tomioka, Koji ^a   Nakashima, Yuta ^a   Hamashita, Koichi ^a   Song, Bang Sup ^b  

^a Asahi Kasei Microdevices Corporation   (Japan)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

modulator; Adaptive common mode control; Continuous time; Gm C filters; Over sampling; Switched capacitor DAC; Tri level DAC

Indexed keywords

ADAPTIVE COMMON-MODE CONTROL; CONTINUOUS- TIME; GM-C FILTERS; OVER-SAMPLING; SWITCHED-CAPACITOR DAC; TRI-LEVEL DAC;

CAPACITANCE; CAPACITORS; CELL MEMBRANES; CONTINUOUS TIME SYSTEMS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC LOAD MANAGEMENT; HARMONIC DISTORTION; HYBRID COMPUTERS; MODULATION; SWITCHED FILTERS; TEMPERATURE DISTRIBUTION; TRANSCONDUCTANCE; TRIODES;

MODULATORS;

EID: 70249098814     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2025339     Document Type: Article

References (10)

1. R. van Veldhoven, "A triple-mode continuous-time EA modulator with switched-capacitor feedback DAC for a GSM-EDGE/ CDMA2000/UMTS receiver," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2069-2076, Dec. 2003.
2. E. van der Zwan and E. Dijkmans, "A 0.2-mW CMOS £ A modulator for speech coding with 80-dB dynamic range," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1873-1880, Dec. 1996.
3. R. Schreier et al, "A 375-mW quadrature bandpass EA ADC with 8.5-MHz BW and 90-dB DR at 44 MHz," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2632-2640, Dec. 2006.
4. G. Mitteregger et al, "A 20-mW 640 MHz CMOS continuous-time EA ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2641-2649, Dec. 2006.
5. J. Arias et al., "A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 339-351, Feb. 2006.
6. A. Bugeja and B. Song, "A self-trimming 14-b 100-MS/s COS DAC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1841-1852, Dec. 2000.
7. R. van Veldhoven etal, "A 3.3-mW EA modulatorfor UMTS in 0.18 jim CMOS with 70-dB dynamic range in 2-MHz bandwidth," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1645-1652, Dec. 2002.
8. M. Ortmanns, F. Gerfers, and Y. Manoli, "A continuous-time EA modulator with reduced sensitivity to clock jitter through SCR feedback," IEEE Trans. Circuits Syst. I, vol. 52, no. 5, pp. 875-884, May 2005.
9. C. Laber and P. Gray, "A 20-MHz six-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disc-drive read channels," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 462-470, Apr. 1993.
10. C. Kim et al, "A CMOS 4 X speed DVD read channel IC," IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1168-1178, Aug. 1998