A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 12, 2006, Pages 2632-2639

  Schreier, Richard ^a,b   Ahaskharoun, Nazmy ^a   Shibata, Hajime ^a,b   Paterson, Donald ^a,b   Rose, Steven ^a,b   Mehr, Iuri ^a,b   Luu, Qui ^b  

^a IEEE   (United States)

^b ANALOG DEVICES INC   (United States)

Author keywords

ADC; Bandpass; Delta sigma; Quadrature

Indexed keywords

DYNAMIC RANGE; FEEDFORWARD ARCHITECTURE; QUADRATURE BANDPASS; TELEVISION TUNER;

ANALOG TO DIGITAL CONVERSION; FEEDFORWARD NEURAL NETWORKS; RESONATORS; SOLID STATE DEVICE STRUCTURES; TELEVISION;

BANDPASS FILTERS;

EID: 33845681061     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.884340     Document Type: Conference Paper

References (16)

1. I. Mehr et al., "A dual-conversion tuner for multi-standard terrestrial and cable reception," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2005, pp. 340-343.
2. S. A. Jantzi, K. W. Martin, and A. S. Sedra, "Quadrature bandpass ΔΣ modulation for digital radio," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1935-1950, Dec. 1997.
3. T. Shui, R. Schreier, and F. Hudson, "Mismatch-shaping for a current-mode multi-bit delta-sigma DAC," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 331-338, Mar. 1999.
4. A. Yahia, P. Benabes, and R. Kielbasa, "Bandpass delta-sigma modulators synthesis with high loop delay," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2001, pp. 344-347.
5. R. Schreier, "High-speed bandpass ADCs," in Analog Circuit Design, M. Steyaert, A. H. M. van Roermund, and J. H. Huising, Eds. Dordrecht, The Netherlands: Springer, 2006, pp. 65-90.
6. R. Schreier and G. C. Temes, Understanding Delta-Sigma Data Converters. New York: Wiley, 2005, sec. 6.6.
7. Y. P. Tsividis, "Integrated continuous-time filter design - an overview," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 166-176, Mar. 1994.
8. R. Schreier, J. Lloyd, L. Singer, D. Paterson, M. Timko, M. Hensley, G. Patterson, K. Behel, J. Zhou, and W. J. Martin, "A 10-300 MHz IF-digitizing IC with 90-105 dB dynamic range and 15-333 kHz bandwidth," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1636-1644, Dec. 2002.
9. T. O. Salo, S. J. Lindfors, T. M. Hollman, J. A. M. Järvinen, and K. A. I. Halonen, "80-MHz bandpass ΔΣ modulators for multimode digital IF receivers," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 464-474, Mar. 2003.
10. A. Tabatabaei and B. A. Wooley, "A two-path bandpass sigma-delta modulator with extended noise shaping," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1799-1809, Dec. 2000.
11. F. Ying and F. Maloberti, "A mirror image free two-path bandpass ΔΣ modulator with 72 dB SNR and 86 dB SFDR," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, pp. 84-85.
12. W. Skones, P. Cheng, D. Ching, M. Inerfield, S. Nelson, and C. Wong, "High dynamic range InP HBT delta-sigma analog-to-digital converters," in Proc. Gallium Arsenide Integrated Circuit Symp., Oct. 2002, pp. 279-283.
13. F. Esfahani, P. Basedau, R. Ryter, and R. Becker, "A fourth order continuous-time complex sigma-delta ADC for low-IF GSM and EDGE receivers," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2003, pp. 75-78.
14. K. Philips, "A 4.4 mW 76 dB complex ΔΣ ADC for Bluetooth receivers," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2003, pp. 64-65.
15. N. Yaghini and D. Johns, "A 43 mW CT complex ΔΣ ADC with 23 MHz signal bandwidth and 68.8 dB SNDR," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2005, pp. 502-503.
16. R. Schreier, N. Abaskharoun, H. Shibata, I. Mehr, S. Rose, and D. Paterson, "A 375mW quadrature bandpass ΔΣ ADC with 90dB DR and 8.5MHz BW at 44MHz," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2006, pp. 141-150.