On modeling and sensitivity of via count in SOC physical implementation

2008 International SoC Design Conference, ISOCC 2008

Volumn 1, Issue , 2008, Pages

  Jeong, Kwangok ^a   Kahng, Andrew B ^a,b   Yao, Hailong ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTION MODELS; MODELING APPROACH; NETLIST; NEW MODEL; PUBLIC DOMAINS; SCALE DOWN; TEST CASE; VLSI TECHNOLOGY; YIELD ANALYSIS;

PROGRAMMABLE LOGIC CONTROLLERS; TAXONOMIES;

MODELS;

EID: 69949094302     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCDC.2008.4815589     Document Type: Conference Paper

References (17)

1. G. A. Allan and A. J. Walton, "Automated Redundant Via Placement for Increased Yield and Reliability", Proc. SPIE Symposium on Microelectronic Manufacture, 1997, pp. 114-125.
2. K. Baker, G. Gronthoud, M. Lousberg, I. Schanstra and C. Hawkins, "Defect-Based Delay Testing of Resistive Vias-Contacts - A Critical Evaluation", Proc. International Test Conference, 1999, pp. 467-476. (Pubitemid 30540100)
3. H.-Y. Chen, M.-F. Chiang, Y.-W. Chang et al., "Novel Full-Chip Gridless Routing Considering Double-Via Insertion", Proc. ACM/IEEE Design Automation Conference, 2006, pp. 755-760.
4. Q. Chen, J. A. Davis, P. Zarkesh-Ha and J. D. Meindl, "A Compact Physical Via Blockage Model", IEEE Trans. on Very Large Scale Integration Systems, 8(6), 2000, pp. 689-692.
5. P. Christie and D. Stroobandt, "The Interpretation and Application of Rent's Rule", IEEE Trans. on Very Large Scale Integration Systems, 8(6) (2006), pp. 639-648. (Pubitemid 33777810)
6. C. Chu and Y.-C. Wong, "FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design", IEEE Trans. on Computer-Aided Design, 27(1) (2008), pp. 70-83. (Pubitemid 350281168)
7. J. A. Davis, V. K. De and J. D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI) - Part I: Derivation and Validation", IEEE Trans. on Electron Devices, 45(3) (1998), pp. 580- 589. (Pubitemid 128736590)
8. N. Harrison, "A Simple Via Duplication Tool for Yield Enhancement", Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2001, pp. 39-47.
9. International Technology Roadmap for Semiconductors, http://public.itrs. net/.
10. B. S. Landman and R. L. Russo, "On a Pin Versus Block Relationship for Partitions of Logic Graphs", IEEE Trans. on Computer, C-20 (1971), pp. 1469-1479.
11. K.-Y. Lee and T.-C. Wang, "Post-routing Redundant Via Insertion for Yield/Reliability Improvement", Proc. Asia and South Pacific Design Automation Conference, 2006, pp. 303-308. (Pubitemid 44375944)
12. H. K.-S. Leung, "Advanced Routing in Changing Technology Landscape", Proc. International Symposium on Physical Design, 2003, pp. 118-121.
13. OPENCORES, http://www.opencores.org/.
14. D. Stroobandt, P. Verplaetse and J. V. Campenhout, "Towards Synthetic Benchmark Circuits for Evaluating Timing-Driven CAD Tools", Proc. International Symposium on Physical Design, 1999, pp. 60-66.
15. T. Uezono, K. Okada and K. Masu, "Via Distribution Model for Yield Estimation", Proc. International Symposium on Quality Electronic Design, 2006, pp. 479-484.
16. H. Yao, Y. Cai, X. Hong and Q. Zhou, "Improved Multilevel Routing with Redundant Via Placement for Yield and Reliability", Proc. ACM Great Lakes Symposium on VLSI, 2005, pp. 143-146.
17. P. Zarkesh-Ha, J. A. Davis, W. Loh and J. D. Meindl, "Stochastic Interconnect Network Fan-out Distribution Using Rent's Rule", Proc. IEEE International Interconnect Technology Conference, 1998, pp. 184-186.