An 8 × 8 cell analog order-statistic-filter array with asynchronous grayscale morphology in 0.13-μm CMOS

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 8, 2009, Pages 1541-1553

  Poikonen, Jonne ^a   Paasio, Ari ^a  

^a UNIVERSITY OF TURKU   (Finland)

Author keywords

Analog processing circuits; Cellular arrays; Image processing; Image segmentation; Nonlinear filters; Order statistic filtering; Ranked order (RO) filters

Indexed keywords

CELLULAR ARRAYS; CMOS INTEGRATED CIRCUITS; IMAGE PROCESSING; IMAGE SEGMENTATION; MATHEMATICAL MORPHOLOGY; MORPHOLOGY; NONLINEAR FILTERING;

ANALOG PROCESSING CIRCUITS; FOUR-NEAREST-NEIGHBORS; GRAYSCALE MORPHOLOGY; GRAYSCALE RECONSTRUCTION; ORDER STATISTIC FILTER; ORDER STATISTIC FILTERING; PARALLEL IMPLEMENTATIONS; RANKED ORDER FILTER;

ARRAY PROCESSING;

EID: 69449088326     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2008273     Document Type: Article

References (26)

1. Mathematical Morphology and its Applications to Image and Signal Processing, J. Goutsias, L. Vincent, and D. S. Bloomberg, Eds.. Norwell, MA: Kluwer, 2000.
2. I. T. Young, J. J. Gerbrands, and L. J. Van Vliet, Tech. Univ. Delft, Delft, the Netherlands, Image Processing Fundamentals [Online]. Available: http://www.ph.tn.tudelft.nl/Courses/FIP/noframes/fip.html
3. L.Vincent, "Morphological grayscale reconstruction in image analysis: Applications and efficient algorithms," IEEE Trans. Image Process. vol. 2, no. 2, pp. 176-200, Apr. 1993.
4. L. Yin, R. Yang, M. Gabbouj, and Y. Neuvo, "Weighted median filters: A tutorial," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 3, pp. 157-192, Mar. 1993.
5. L. O. Chua and L. Yang, "Cellular neural networks: Theory," IEEE Trans. Circuits Syst., vol. 35, no. 10, pp. 1257-1272, Oct. 1988.
6. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1440, Oct. 1989.
7. J.-E. Eklund, C. Svensson, and A. Åström, "VLSI implementation of a focal plane image processor - A realization of the near-sensor image processing concept," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 4, no. 3, pp. 322-335, Sep. 1996.
8. J. Kowalski, "0.8 μm CMOS implementation of weighted-order statistic image filter based on cellular neural network architecture," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1366-1374, Sep. 2003.
9. P. Dudek and P. J. Hicks, "A general-purpose processor-per-Pixel analog SIMD vision chip," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 1, pp. 13-20, Jan. 2005.
10. R. Gonzalez-Carvajal, J. Ramirez-Angulo, G. O. Ducoudray, and A. J. Lopez-Martin, "High-speed high-precision CMOS analog rank order filter with O(n) complexity," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1238-1248, Jun. 2005.
11. K. Ito, B. Tongsprasit, and T. Shibata, "A computational digital pixel sensor featuring block-readout architecture for on-chip image processing," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 1, pp. 114-123, Jan. 2009.
12. F. Robin, M. Renaudin, G. Privat, and N. Van Den Bosse, "Functionally asynchronous array processor for morphological filtering of greyscale images," Proc. IEE - Comput. Digit. Tech., vol. 143, no. 5, pp. 273-281, Sep. 1996.
13. A. Lopich and P. Dudek, "Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 3618-3621.
14. A. Lopich and P. Dudek, "ASPA: Focal plane digital processor array with asynchronous processing capabilities," in Proc. IEEE Int. Symp. Circuits Syst., 2008, pp. 1592-1595.
15. J. Poikonen and A. Paasio, "A ranked order filter implementation for parallel analog processing," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 5, pp. 974-987, May 2004.
16. J. Poikonen and A. Paasio, "Rank identification for an analog ranked order filter," in Proc. IEEE Int. Symp. Circuits Syst., 2005, vol. 3, pp. 2819-2822.
17. J. Poikonen and A. Paasio, "Mismatch-tolerant asynchronous grayscale morphological reconstruction," in Proc. 9th IEEE Int. Workshop Cellular Neural Netw. Appl., 2005, pp. 266-269.
18. J. Poikonen, "Absolute value extraction and order statistic filtering for a mixed-mode array image processor," Ph.D. dissertation, Turku Centre for Computer Science (TUCS), Turku, Finland, 2006.
19. A. Paasio, A. Kananen, M. Laiho, and K. Halonen, "An analog array processor hardware realization with multiple new features," in Proc. Int. Joint Conf. Neural Netw., 2002, pp. 1952-1955.
20. T. G. Morris, T. K. Horiuchi, and S. P. DeWeerth, "Object-based selection within an analog VLSI visual attention system," IEEE Trans. Circuits Syst. II, Anal. Digit. Signal Process., vol. 45, no. 12, pp. 1564-1572, Dec. 1998.
21. J. Lazzaro, S. Ryckebusch, M. Mahowald, and C. A. Mead, Winner-Take-All Networks of O(n) Complexity. San Mateo, CA: Morgan Kaufmann, 1989, vol. 1, Advances in Neural Information Processing Systems, pp. 703-711.
22. P. Kuosmanen, L. Koskinen, and J. Astola, "Detail preserving morphological filtering," in Proc. 11th IAPR Int. Conf. Pattern Recog., 1992, vol. III, pp. 236-239.
23. O. Lahdenoja, J. Poikonen, and A. Paasio, "Effect of mismatch on a ranked-order extractor array," in Proc. IEEE Int. Symp. Circuits Syst., 2005, vol. 4, pp. 4118-4121.
24. I. E. Opris, "Analog rank extractors and sorting networks," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1996.
25. S. P. DeWeerth and T. G. Morris,⇆1b]:ANalog VLSI circuits for primitive sensory attention," in Proc. IEEE ISCAS, 1994, vol. 6, pp. 507-510.
26. P. Dudek, "A programmable focal-plane analog processor array," Ph.D. dissertation, Dep. Elect. Eng., Univ. Manchester, Inst. Sci. Technol., Manchester, U.K, 2000.