High-speed high-precision CMOS analog rank order filter with O(n) complexity

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 6, 2005, Pages 1238-1248

  Carvajal, Ramón González ^a,b   Ramírez Angulo, Jaime ^a   Ducoudray, Gladys Omayra ^a   López Martín, Antonio J ^a,c  

^a Horeshoe Cir Jett Hall   (United States)

^b UNIVERSIDAD DE SEVILLA   (Spain)

^c PUBLIC UNIVERSITY OF NAVARRE   (Spain)

Author keywords

Analog array processing; Order statistic filtering; Ranked order filter

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; ELECTRIC POTENTIAL; NONLINEAR FILTERING; SIGNAL THEORY; TRANSCONDUCTANCE; TRANSISTORS;

ANALOG ARRAY PROCESSING; DATA OPERATIONS; ORDER STATISTIC FILTERING; RANKED ORDER FILTER (ROF);

CMOS INTEGRATED CIRCUITS;

EID: 20444440404     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.848025     Document Type: Article

References (22)

1. I. Pitas and A. N. Venetsanopoulos, "Order statistics in digital image processing," Proc. IEEE, vol. 80, no. 12, pp. 1893-1921, Dec. 1992.
2. N. C. Gallagher and G. L. Wise, "A theoretical analysis of the properties of median filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-29, pp. 1136-1141, 1981.
3. D. S. Richards, "VLSI median filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, no. 1, pp. 145-153, Jan. 1990.
4. J. S. J. Li and W. H. Holmes, "Analog implementation of median filter, for real-time signal processing," IEEE Tran. Circuits Syst., vol. 35, no. 8, pp. 1032-1033, Aug. 1988.
5. A. Diaz-Sanchez, J. Ramirez-Angulo, A. Lopez-Martin, and E. Sanchez-Sinencio, "Fully parallel CMOS analog median filter," IEEE Trans. Circuits Syst. II: Express Briefs, vol. 51, no. 3, pp. 116-123, Mar. 2004.
6. L. O. Chua and L. Yang, "Cellular neural networks: theory," IEEE Trans. Circuits Syst., vol. 35, no. 10, pp. 1257-1272, Oct. 1988.
7. P. Kinget and M. S. J. Steyaert, "A programmable analog cellular neural network CMOS chip for high speed image processing," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 235-243, Mar. 1995.
8. J. Kowalski, "0.8 μm CMOS implementation of weighted-order statistic image filter based on cellular neural network architecture," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1366-1374, Sep. 2003.
9. I. Opris, "Analog rank extractors," IEEE Trans. Circuits Syst. I, vol. 44, no. 12, pp. 1114-1121, Dec. 1997.
10. D. M. Wilson and S. P. DeWeerth, "Rank order filtering in analog VLSI," in Proc. IEEE Int. Symp. Circuits and Systems, Atlanta, GA, May 1996, pp. 105-108.
11. K. Urahama and T. Nagao, "Direct analog rank filtering," IEEE Trans. Circuits Syst. I, vol. 42, no. 7, pp. 385-388, Jul. 1995.
12. J. Ramírez-Angulo, C. Lackey, and A. Diaz-Sanchez, "Compact continuous-time analog rank-order filter implementation in CMOS technology," in Proc. IEEE Int. Symp. Circuits and Systems, Scottsdale, AZ, May 2002, pp. V 65-V 68.
13. I. Hatirnaz, F. K. Gurkaynak, and Y. Leblebici, "A modular and scalable architecture for the realization of high-speed programmable rank order filters using threshold logic," VLSI Design, vol. 11, no. 2, pp. 115-128, 2000.
14. U. Cilingiroglu and L. E. Dake, "Rank-order filter design with a sampled-analog multiple-winners-take-all core," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 978-984, Aug. 2002.
15. J. Ramirez-Angulo, R. Gonzalez-Carvajal, G. O. Ducoudray, A. Lopez-Martin, and A. Torralba, "New compact CMOS continuous-time low-voltage analog rank-order filter architecture," IEEE Trans. Circuits Syst. II: Express Briefs, vol. 51, no. 5, pp. 257-261, May 2004.
16. A. Torralba, R. G. Carvajal, J. Ramirez-Angulo, and F. Munoz, "Output stage for low supply voltage, high-performance CMOS current mirrors," Electron. Lett., vol. 38, no. 24, pp. 1528-1529, Nov. 2002.
17. R. G. Carvajal, J. Ramirez-Angulo, and J. Martinez-Heredia, "High-speed high-precision min/max circuits in CMOS technology," Electron, Lett., vol. 36, no. 8, pp. 697-699, Apr. 2000.
18. K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1379-1384, Dec. 1990.
19. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, no. 11, pp. 1584-1614, Nov. 1996.
20. B. P. Tan and D. M. Wilson, "Semiparallel rank order filtering in analog VLSI," IEEE Trans. Circuits and Systems II: Analog Digit. Signal Process., vol. 48, no. 2, pp. 198-205, Feb. 2001.
21. S. Paul and K. Huper, "An analog circuit for eigenvalue calculation and rank filtering," IEEE Trans. Circuits Syst. I: Fund. Theory Applicat., vol. 41, no. 11, pp. 736-740, Nov. 1994.
22. I. E. Opris, "Rail-to-rail multiple-input min/max circuit," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 45, no. 1, pp. 137-140, Jan. 1998.