Functionally asynchronous array processor for morphological filtering of greyscale images

IEE Proceedings: Computers and Digital Techniques

Volumn 143, Issue 5, 1996, Pages 273-281

  Robin, F ^a   Renaudin, M ^a   Privat, G ^a   Van Den Bossche, N ^a  

^a ORANGE LABS   (France)

Author keywords

Asynchronous array processor; Greyscale images; Morphological filtering

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; IMAGE SEGMENTATION; ITERATIVE METHODS; MATHEMATICAL MORPHOLOGY; VLSI CIRCUITS;

ASYNCHRONOUS ARRAY PROCESSORS; DIFFERENTIAL CASCADE VOLTAGE SWITCH LOGIC BLOCKS; GREYSCALE IMAGES; MORPHOLOGICAL FILTERING;

PARALLEL PROCESSING SYSTEMS;

EID: 0030231942     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19960656     Document Type: Article

References (22)

1. BATCHER, K.: 'Design of a massively parallel processor', IEEE Trans., 1980, C-29, pp. 836-840
2. PRESTON, K., and DUFF, M.: 'Modern cellular automata' (Plenum Press, 1984)
3. PRIVAT, G., PLANET, P., and RENAUDIN, M.: 'Asynchronous relaxation of locally-coupled automata networks, with application to parallel VLSI implementation of iterative image processing algorithms'. Proceedings of the international conference on Application specific array processors, 1993
4. PRIVAT, G., ROBIN, F., RENAUDIN, M., and EL HASSAN, B.: 'A fine-grain asynchronous VLSI cellular array processor architecture'. Proceedings of the international symposium on Circuits and systems, Seattle, 1995
5. CHAZAN, D., and MIRANKER, W.: 'Chaotic relaxation', Linear Algebra its Appl., 1969, 2, pp. 199-222
6. BAUDET, G.: 'Asynchronous iterative methods for multiprocessors', J. Assoc. Comput. Mach., 1978, 25, (2), pp. 226-244
7. URESIN, A., and DUBOIS, M.: 'Sufficient conditions for the convergence of asynchronous iterations', Parallel Comput., 1989, 10, pp. 83-92
8. SALEMBIER, P., and SERRA, J.: 'Morphological multiscale image segmentation', Proc. SPIE Vis. Commun. Image Process., 1992. 1818, pp. 620-631
9. VINCENT, L.: 'Morphological grayscale reconstruction in image analysis: applications and efficient algorithms', IEEE Trans., 1993, IP-2, (2), pp. 176-201
10. ROBIN, F., PRIVAT, G., and RENAUDIN, M.: 'Asynchronous relaxation of morphological operators: a joint architecture-algorithm perspective'. Proceedings of the international workshop on Parallel image analysis, France, 1995
11. EL HASSAN, B.: 'Architecture VLSI asynchrone utilisant la logique différentielle à précharge: application aux opérateurs arithmétiques. PhD thesis, INPG, Grenoble, France, 1995
12. RENAUDIN, M., and EL HASSAN, B.: The design of fast asynchronous adder structures and their implementation using DCVS logic'. Proceedings of the international symposium on Circuits and systems, London, 1994
13. RENAUDIN, M., and EL HASSAN, B.: 'A minimum power, 100MHz, 12 × 18 + 30 - b multiplier-accumulator operating in asynchronous and synchronous mode'. Proceedings of the European solid-state circuits conference, Germany, 1994
14. EL HASSAN, B., GUYOT, A., RENAUDIN, M., and LEVERING, V.: 'New self timed rings and their application to division and square root extraction'. Proceedings of the European solid-state circuits conference, France, 1995, pp. 226-229
15. ERDELYI, C.H., GRIFFIN, W.R., and KILMOYER, R.D.: 'Cascode voltage switch logic desian', VLSI Design, 1984, 8, pp. 78-86
16. RENAUDIN, M., EL HASSAN, B., and GUYOT, A.: 'A new asynchronous pipeline scheme: application to the design of a self-timed ring divider', IEEE J. Solid-State Circuits, 1996, 31, (7)
17. CHU, K.M., and PULFREY, D.: 'Design procedures for differential cascode voltage switch circuits', IEEE J. Solid-State Circuits, 1986, 21, (6), pp. 1082-1087
18. KLEEMAN, L., and CANTONI, A.: 'Metastable behavior in digital systems', IEEE Des. Test Comput., 1987, 4, pp. 4-19
19. ROSENBERGER, F.U., MOLNAR, C.E., CHANEY, T.J., and FANG, T.P.: 'Q-modules : internally clocked delay-insensitive modules', IEEE Trans. Computers, 1988, 37, (9)
20. HAUCK, S.: 'Asynchronous design methodologies : an overview', Proc. IEEE, 1995, 83, (1), pp. 69-93
21. CHU, T.A.: 'Synthesis of hazard-free control circuits from asynchronous finite state machines specifications', J. VLSI Signal Process., 1994, 7, pp. 61-84
22. MENG, T.H., BRODERSEN, R.W., and MESSERSCHMITT, D.G.: 'Automatic synthesis of asynchronous circuits from high-level specifications', IEEE Trans., 1989, CAD-8, (11), pp. 1185-1205