The semantics of power and aRM multiprocessor machine code

Proceedings of the 4th ACM SIGPLAN Workshop on Declarative Aspects of Multicore Programming, DAMP'09

Volumn , Issue , 2009, Pages 13-24

  Alglave, Jade ^b   Fox, Anthony ^a   Samin Ishtiaq, ^c   Myreen, Magnus O ^a   Sarkar, Susmit ^a   Sewell, Peter ^a   Nardelli, Francesco Zappa ^b  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

^b INRIA   (France)

^c MICROSOFT RESEARCH   (United Kingdom)

Author keywords

ARM; Pow erPC; Relaxed Memory Models; Semantics

Indexed keywords

ARM; FORMAL VERIFICATIONS; INFORMAL REASONING; MEMORY MODELS; MULTI-PROCESSOR; MULTIPROCESSOR MACHINES; POW-ERPC; RELAXED MEMORY MODELS;

ATMOSPHERIC RADIATION; MULTIPROCESSING SYSTEMS;

SEMANTICS;

EID: 67650691299     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1481839.1481842     Document Type: Conference Paper

References (28)

1. A. Adir, H. Attiya, and G. Shurek. Information-flow models for shared memory with an application to the powerpc architecture. IEEE Trans. Parallel Distrib. Syst., 14(5):502-515, 2003
2. S.V. Adve and K. Gharachorloo. Shared memory consistency models: A tutorial. IEEE Computer, 29(12):66-76, Dec 1996 (Pubitemid 126517873)
3. ARM. ARM Architecture Reference Manual (ARMv7- A and ARMv7-R edition). 2008. Available from ARM
4. ARM. ARM Barrier Litmus Tests and Cookbook, February 2008.
5. D. Aspinall and J. Sevcik. Formalising Java's data race free guarantee. In Proc. TPHOLs, LNCS, 2007.
6. H.-J. Boehm and S.V. Adve. Foundations of the C++ concurrency memory model. SIGPLAN Not., 43(6):68-78, 2008.
7. Nathan Chong and Samin Ishtiaq. Reasoning about the ARM weakly consistent memory model. In Proc. MSPC, 2008.
8. The Coq proof assistant. http://coq.inria.fr/.
9. F. Corella, J. M. Stone, and C. M. Barton. A formal specification of the PowerPC shared memory architecture. Technical Report RC18638, IBM.
10. Anthony Fox. Formal specification and verification of ARM6. In Proc. TPHOLs, Theorem Proving in Higher Order Logics, LNCS 2758, pages 25-40, 2003.
11. L. Higham, L. A. Jackson, and J. Kawash. Programmer- centric conditions for itanium memory consistency. In Proc. ICDCN, 2006.
12. The HOL 4 system. http://hol.sourceforge.net/.
13. IBM. Book E - Enhanced PowerPC Architecture.May 2002.
14. A formal specification of Intel Itanium processor family memory ordering. http://developer.intel. com/design/itanium/downloads/251429.htm.
15. Xavier Leroy. Formal certification of a compiler back- end, or: programming a compiler with a proof assistant. In Proc. POPL, 2006.
16. Michael Lyons, Bill Hay, and Brad Frey. PowerPC Storage Model and AIX Programming. November 2005.
17. L.Higham, J.Kawash, and Nathaly Verwaal. Defining 23 and comparing memory consistency models. In PDCS, 1997.
18. V. M. Luchangco. Memory consistency models for high-performance distributed computing. PhD thesis, MIT, 2001.
19. J. Manson, W. Pugh, and S.V. Adve. The Java memory model. In Proc. POPL, 2005.
20. Magnus O. Myreen, Konrad Slind, and Michael J. C. Gordon. Machine-code verification for multiple architectures: An application of decompilation into logic. In Proc. FMCAD, Formal Methods in Computer-Aided Design, 2008. To appear.
21. S. Park and D. L. Dill. An executable specification, analyzer and verifier for RMO (relaxed memory order). In Proc. SPAA '95, 1995.
22. Power ISA Version 2.05. October 2007.
23. Janice M. Stone and Robert P. Fitzgerald. Storage in the PowerPC. IEEE Micro, 1995.
24. V.A. Saraswat, R. Jagadeesan, M. Michael, and C. von Praun. A theory of memory models. In Proc. PPoPP, 2007.
25. The SPARC architecture manual, v. 9. http:// developers.sun.com/solaris/ articles/sparcv9.pdf.
26. S. Sarkar, P. Sewell, F. Zappa Nardelli, S. Owens, T. Ridge, T. Braibant, M. Myreen, and J. Alglave. The semantics of x86-cc multiprocessor machine code. In Proc. POPL 2009, January 2009. To appear.
27. The semantics of multiprocessor machine code, 2008. www.cl.cam.ac.uk/ users/pes20/weakmemory.
28. Y. Yang, G. Gopalakrishnan, G. Lindstrom, and K. Slind. Nemos: A framework for axiomatic and executable specifications of memory consistency models.In IPDPS, 2004.