Information-flow models for shared memory with an application to the PowerPC architecture

IEEE Transactions on Parallel and Distributed Systems

Volumn 14, Issue 5, 2003, Pages 502-515

  Adir, Allon ^a   Attiya, Hagit ^a   Shurek, Gil ^b  

^a UNIVERSITY OF HAIFA   (Israel)

^b TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

Consistency; Models; Multiprocessor systems; Out of order execution; PowerPC architecture; Shared memory; Specification; Synchronization instructions

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; INFORMATION ANALYSIS; INTERFACES (COMPUTER); MATHEMATICAL MODELS; RESOURCE ALLOCATION; SEMANTICS; SYNCHRONIZATION;

SHARED MEMORY;

INTERCONNECTION NETWORKS;

EID: 0038043465     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2003.1199067     Document Type: Article

References (21)

1. Enterprise Systems Architecture/390 Principles of Operation, IBM Corp., publication number SA22-7201-0, Oct. 1990.
2. S.V. Adve, "Designing Memory Consistency Models for Shared-Memory Multiprocessors," PhD thesis, Computer Sciences Dept., Univ. of Wisconsin-Madison, Dec. 1993.
3. S.V. Adve and M.D. Hill, "Weak Ordering - A New Definition," Proc. 17th Ann. Int'l Symp. Computer Architecture (ISCA '90), pp. 2-14, May 1990.
4. S.V. Adve, V.S. Pai, and P. Ranganathan, "Recent Advances in Memory Consistency Models for Hardware Shared Memory Systems," Proc. IEEE, vol. 87, no. 3, pp. 445-455, 1999.
5. S.V. Adve and M.D. Hill, "A Unified Formalisation of Four Shared-Memory Models," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 6, June 1993.
6. J. Archibald and J.-L. Bear, "Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model," ACM Trans. Computer Systems, vol. 4, no. 4, pp. 273-298, Nov. 1986.
7. H. Attiya, S. Chaudhuri, R. Friedman, and J. Welch, "Shared Memory Consistency Conditions for Non-Sequential Execution: Definitions and Programming Strategies," SIAM J. Computing, vol. 27, no. 1, pp. 65-89, Feb. 1998.
8. H. Attiya and R. Friedman, "Programming DEC-Alpha Based Multiprocessors the Easy Way," Proc. Sixth ACM Symp. Parallel Algorithms and Architectures, pp. 157-166, June 1994.
9. W.W. Collier, Reasoning About Parallel Architectures. Prentice Hall, 1992.
10. F. Corella, J.M. Stone, and C.M. Barton, "A Formal Specification of the PowerPC Shared Memory Architecture," Technical Report 18638 (81566), IBM Research Division, T.J. Watson Research Center, 1993.
11. R. Cypher, Example of a PowerPC Execution that Violates the Intended Function of the Sync Command, manuscript, Oct. 1995.
12. M. Dubois and C. Scheurich, "Memory Access Dependencies in Shared Memory Multiprocessors," IEEE Trans. Software Eng., vol. 16, no. 6, June 1990.
13. K. Gharachorloo, "Memory Consistency Models for Shared-Memory Multiprocessors," PhD thesis, Stanford Univ., Dec. 1995.
14. K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy, "Memory Consistency and Event Ordering in Scalable Shared Memory Multiprocessors," Proc. Ann. Int'l Symp. Computer Architecture, 1990.
15. P.B. Gibbons, M. Merritt, and K. Gharachorloo, "Proving Sequential Consistency of High Performance Shared Memories," Proc. ACM Symp. Parallel Algorithms and Architectures (SPAA), 1991.
16. M.D. Hill, "Multiprocessors Should Support Simple Memory-Consistency Models," Computer, vol. 31, no. 8, pp. 28-34, Aug. 1998.
17. L. Lamport, "How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs," IEEE Trans. Computers, vol. 28, no. 9, Sept. 1979.
18. The PowerPC Architecture, C. May, E. Silha, R. Simpson, and H. Warren, eds. Morgan Kaufmann, 1994.
19. X. Shen, Arvind, and L. Rudolph, "Commit-Reconcile & Fences (CRF): A New Memory Model for Architects and Compiler Writers," Proc. 26th Int'l Symp. Computer Architecture, pp. 150-161, 1999.
20. Alpha Architecture Reference Manual, R. Site, ed. Digital Equipment Corp., 1992.
21. J.M. Stone, "A Program that Distinguishes between the IBM PowerPC and the DEC Alpha Memory Models," Technical Report 19159 (83451), IBM Research Division, T.J. Watson Research Center, 1993.