-
1
-
-
0018518477
-
How to make a multiprocessor computer that correctly executes multiprocess programs
-
Leslie Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Transactions on Computers, C-28(9):690-691, 1979.
-
(1979)
IEEE Transactions on Computers
, vol.C-28
, Issue.9
, pp. 690-691
-
-
Lamport, L.1
-
2
-
-
0030382365
-
Shared memory consistency models: A tutorial
-
S. V. Adve and K. Gharachorloo. Shared memory consistency models: A tutorial. IEEE Computer, 29(12):66-76, 1996.
-
(1996)
IEEE Computer
, vol.29
, Issue.12
, pp. 66-76
-
-
Adve, S.V.1
Gharachorloo, K.2
-
3
-
-
0003512886
-
Memory consistency models for shared-memory multiprocessors
-
Kourosh Gharachorloo. Memory consistency models for shared-memory multiprocessors. Technical report, CSL-TR-95-685.
-
Technical Report
, vol.CSL-TR-95-685
-
-
Gharachorloo, K.1
-
5
-
-
12444325008
-
Causal memory: Definitions, implementation and programming
-
GIT-CC-93/55, Georgia Institute of Technology, July
-
Mustaque Ahamad, Gil Neigher, James Burns, Prince Kohli, and Philip Hutto. Causal memory: Definitions, implementation and programming. Technical report, GIT-CC-93/55, Georgia Institute of Technology, July 1994.
-
(1994)
Technical Report
-
-
Ahamad, M.1
Neigher, G.2
Burns, J.3
Kohli, P.4
Hutto, P.5
-
6
-
-
85012881094
-
The power of processor consistency
-
Mustaque Ahamad, Rida Bazzi, Ranjit John, Prince Kohli, and Gil Neiger. The power of processor consistency. In 5th Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA 93), 1993.
-
(1993)
5th Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA 93)
-
-
Ahamad, M.1
Bazzi, R.2
John, R.3
Kohli, P.4
Neiger, G.5
-
7
-
-
1642391266
-
Memory consistency and event ordering in scalable shared-memory multiprocessors
-
Kourosh Gharachorloo, Daniel Lenoski, James Laudon, Phillip B. Gibbons, Anoop Gupta, and John L. Hennessy. Memory consistency and event ordering in scalable shared-memory multiprocessors. In 25 Years ISCA: Retrospectives and Reprints, pages 376-387, 1998.
-
(1998)
25 Years ISCA: Retrospectives and Reprints
, pp. 376-387
-
-
Gharachorloo, K.1
Lenoski, D.2
Laudon, J.3
Gibbons, P.B.4
Gupta, A.5
Hennessy, J.L.6
-
8
-
-
0003456195
-
Midway: Shared memory parallel programming with entry consistency for distributed memory multiprocessors
-
Pittsburgh, PA (USA)
-
Brian N. Bershad and Matthew J. Zekauskas. Midway: Shared memory parallel programming with entry consistency for distributed memory multiprocessors. Technical Report CMU-CS-91-170, Pittsburgh, PA (USA), 1991.
-
(1991)
Technical Report
, vol.CMU-CS-91-170
-
-
Bershad, B.N.1
Zekauskas, M.J.2
-
9
-
-
0003525466
-
Location consistency - A new memory model and cache consistency protocol
-
CAPSL, University of Delaware
-
Guang Gao and Vivek Sarkar. Location consistency - a new memory model and cache consistency protocol. Technical report, 16, CAPSL, University of Delaware, 1998.
-
(1998)
Technical Report
, vol.16
-
-
Gao, G.1
Sarkar, V.2
-
10
-
-
0000366742
-
Myths about the mutual exclusion problem
-
June
-
G. L. Peterson. Myths about the mutual exclusion problem. In Information Processing Letters, volume 12, June 1981.
-
(1981)
Information Processing Letters
, vol.12
-
-
Peterson, G.L.1
-
11
-
-
12444276096
-
A formal specification of Intel Itanium processor family memory ordering
-
October
-
A formal specification of Intel Itanium processor family memory ordering. Application Note, Document Number: 251429-001, October, 2002.
-
(2002)
Application Note, Document Number: 251429-001
-
-
-
13
-
-
0142214509
-
Analyzing the intel itanium memory ordering rules using logic programming and SAT
-
October
-
Yue Yang, Ganesh Gopalakrishnan, Gary Lindstrom, and Konrad Slind. Analyzing the Intel Itanium memory ordering rules using logic programming and SAT. In the 12th Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME'03), LNCS 2860, October 2003.
-
(2003)
The 12th Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME'03), LNCS
, vol.2860
-
-
Yang, Y.1
Gopalakrishnan, G.2
Lindstrom, G.3
Slind, K.4
-
14
-
-
84860089283
-
-
Sicstus prolog. http://www.sics.se/sicstus.
-
-
-
-
15
-
-
0034852165
-
Chaff: Engineering an efficient sat solver
-
Las Vegas, June
-
M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient sat solver. In 39th Design Automation Conference, Las Vegas, June 2001.
-
(2001)
39th Design Automation Conference
-
-
Moskewicz, M.1
Madigan, C.2
Zhao, Y.3
Zhang, L.4
Malik, S.5
-
19
-
-
0027347763
-
Memory consistency models
-
David Mosberger. Memory consistency models. Operating Systems Review, 27(l):18-26, 1993.
-
(1993)
Operating Systems Review
, vol.27
, Issue.50
, pp. 18-26
-
-
Mosberger, D.1
-
20
-
-
85065723061
-
A characterization of scalable shared memories
-
Architecture, Boca Raton, FL, CRC Press
-
Prince Kohli, Git Neiger, and Mustaque Ahamad. A characterization of scalable shared memories. In Proceedings of the 1993 International Conference on Parallel Processing, volume I - Architecture, pages I-332-I-335, Boca Raton, FL, 1993. CRC Press.
-
(1993)
Proceedings of the 1993 International Conference on Parallel Processing
, vol.1
-
-
Kohli, P.1
Neiger, G.2
Ahamad, M.3
-
25
-
-
22444453252
-
Visual-MCM: Visualising execution histories on multiple memory consistency models
-
Alba Cristina Melo and Simone Cintra Chagas. Visual-MCM: Visualising execution histories on multiple memory consistency models. Lecture Notes in Computer Science, 1557:500-509, 1999.
-
(1999)
Lecture Notes in Computer Science
, vol.1557
, pp. 500-509
-
-
Melo, A.C.1
Chagas, S.C.2
-
26
-
-
84860084541
-
-
Tla+. http://research.microsoft.com/users/lamport/tla/tla.html.
-
-
-
-
27
-
-
0038005447
-
Checking cache-coherence protocols with tla+
-
March
-
Rajeev Joshi, Leslie Lamport, John Matthews, Serdar Tasiran, Mark Tuttle, and Yuan Yu. Checking cache-coherence protocols with tla+. In Formal Methods in System Design, number 2, pages 125-131, March 2003.
-
(2003)
Formal Methods in System Design
, Issue.2
, pp. 125-131
-
-
Joshi, R.1
Lamport, L.2
Matthews, J.3
Tasiran, S.4
Tuttle, M.5
Yu, Y.6
-
28
-
-
0033076216
-
An executable specification and verifier for Relaxed Memory Order
-
Seungjoon Park and David L. Dill. An executable specification and verifier for Relaxed Memory Order. IEEE Transactions on Computers, 48(2):227-235, 1999.
-
(1999)
IEEE Transactions on Computers
, vol.48
, Issue.2
, pp. 227-235
-
-
Park, S.1
Dill, D.L.2
|