Combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration of embedded systems

ACM SIGPLAN Notices

Volumn 42, Issue 7, 2007, Pages 83-92

  Bennett, Richard Vincent ^a   Murray, Alastair Colin ^a   Franke, Björn ^a   Topham, Nigel ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

ASIPs; Compilers; Customizable processors; Design space exploration; Instruction set extension; Source level transformations

Indexed keywords

AUTOMATION; BENCHMARKING; CODES (SYMBOLS); COSINE TRANSFORMS; EMBEDDED SYSTEMS; INTEGRATED CIRCUIT DESIGN; PROGRAM COMPILERS; SYSTEMS ANALYSIS;

ASIPS; CUSTOMIZABLE PROCESSORS; DESIGN SPACE EXPLORATION; INSTRUCTION SET EXTENSION; SOURCE LEVEL;

COMPUTER ARCHITECTURE;

EID: 67650299191     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: 10.1145/1273444.1254779     Document Type: Article

References (31)

1. ARC International. ARChitect product brief, 2007.
2. R. Leupers, K. Karuri, S. Kraemer, and M. Pandey. A design flow for configurable embedded processors based on optimized instruction set extension synthesis. In Proceedings of Design Automation & Test in Europe. (DATE), Munich, Germany, 2006.
3. Annita Peymandoust, Laura Pozzi, Paolo Ienne, and Giovanni De Micheli. Automatic instruction set extension and utilisation for embedded processors. In Proceedings of the 14th International Conference on Application-specific Systems, Architectures and Processors, The Hague, The Netherlands., 2003.
4. Partha Biswas, Sundarshan Banerjee, Nikil D. Dutt, Laura Pozzi, and Paolo Ienne. ISEGEN: An iterative improvement-based ISE generation technique for fast customization of processors. IEEE Transactions on VLSI, 14(7), 2006.
5. Kubilay Atasu, Gunhan Dundar, and Can Ozturan. An integer linear programming approach for identifying instruction-set extensions. In Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis (CODES+ISSS '05), 2005.
6. [6] Laura Pozzi, Kubilay Atasu, and Paolo Ienne. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(7): 1209-1229, 2006. (Pubitemid 43824517)
7. Ajay K. Verina and Paolo Ienne. Towards the automatic exploration of arithmetic circuit architectures. In In Proceedings of the 43rd Design Automation Conference, San Francisco, California, 2006.
8. Laura Pozzi and Paolo Ienne. Exploiting pipelining to relax register-file port constraints of instruction-set extensions. In In Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, San Francisco, Calif, pages 2-10, 2005.
9. M. Hohenauer, H. Scharwaechter, K. Karuri, O. Wahlen, T. Kogel, R. Leupers, G. Ascheid, and H. Meyr. Compiler-in-loop architecture exploration for efficient application specific embedded processor design. In Design & Elektronik, Munich, Germany, WEKA Verlag, 2004.
10. T. Glokler, A. Hoffmann, and H. Meyr. Methodical low-power ASIP design space exploration. VLSI Signal. Processing, 33, 2003.
11. ACE CoSy Website. - http://www.ace.nl/compiler/cosy.html.
12. CoWare LISATek Datasheet - http://www.coware.com/PDF/products/LISATek. pdf.
13. Paolo Ienne and Ajay K. Verma. Arithmetic transformations to maximise the use of compressor trees. In Proceedings of the IEEE International Workshop on Electronic Design, Test and Applications, Perth, Australia, 2004.
14. Paolo Bonzini and Laura Pozzi. Code transformation strategies for extensible embedded processors. In CASES '06: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, pages 242-252, New York, NY, USA, 2006. ACM Press.
15. Yijian Wang and David Kaeli. Source level transformations to improve 170 data partitioning. In Proceedings of the International Workshop on Storage Network Architecture and Parallel I/Os, 2003.
16. E. Chung, L. Benini, and G. De Micheli. Energy efficient source code transformation based on value profiling. In Proceedings of the International Workshop on Compilers and Operating Systems for Low Power, Philadelphia, USA, 2000.
17. C. Kulkarni, F. Catthoor, and H. De Man. Code transformations for low power caching in embedded multimedia processors. In Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium, pages 292-297, 1998.
18. B.D. Winters and A.J. Hu. Source-level transformations for improved formal verification. In Proceedings of the IEEE International Conference on Computer Design, 2000.
19. Heiko Falk and Peter Marwedel. Source Code Optimization Techniques for Data Flow Dominated Embedded Software. Kluwer Academic Publishers, Dordrecht, The Netherlands, 2004.
20. Björn Franke and Michael O'Boyle. Array recovery and high-level transformations for DSP applications. ACM Transactions on Embedded Computing Systems (TECS), 2(2): 132-162, May 2003.
21. Victor De La Luz and Mahmut Kandemir. Array regrouping and its use in compiling data-intensive embedded applications. IEEE Transactions on Computers, 53(1): 1-19, 2004.
22. Björn Franke and Michael O'Boyle. Combining program recovery, auto-parallelisation and locality analysis for C programs on multi-processor embedded systems. In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT'03), New Orleans, September/October 2003.
23. Markus Schordan and Daniel J. Quinlan. A source-to-source architecture for user-defined optimizations. In Proceedings of the Joint Modular Languages Conference, 2003.
24. Alexandre Borghi, Valentin David, and Akim Demaille. C-Transformers - a framework to write C program transformations. ACM Crossroads, 2004.
25. Björn Franke, Michael O'Boyle, John Thomson, and Grigori Fursin. Probabilistic source-level optimisation of embedded programs. In Proceedings of the 2005 Conference on Languages, Compilers and Tools for Embedded Systems (LCTES'05), 2005.
26. Felix Agakov, Edwin Bonilla, John Cavazos, Björn Franke, Michael EP. O'Boyle, John Thomson, Marc Toussaint, and Christopher K.I. Williams. Using machine learning to focus iterative optimization. In Proceedings of the 4th Annual International Symposium on Code Generation and Optimization (CGO), 2006.
27. Jerzy Rozenblit and Klaus Buchenrieder. Codesign - Computer-Aided Software/Hardware Engineering. IEEE Press, New York, 1995.
28. Robert P. Wilson, Robert S. French, Christopher S. Wilson, Saman P. Amarasinghe, Jennifer M. Anderson, Steve W K. Tjiang, ShIh-Weui Liao, Chau-Wen Tseng, Mary W. Hall, Monica S. Lam, and John L. Hennessy. SUIF: An infrastructure for research on parallelizing and optimizing compilers. SIGPLAN Notices, 29(12), 1994.
29. SNU-RT Real-Time Benchmarks - http://archi.snu.ac.kr/realtime/benchmark/.
30. Corinna G. Lee. UTDSP Benchmarks - http://www.eecg.toronto.edu/corinna/ DSP/infrastructure/UTDSP.html, 1998.
31. Tensilica Inc. The XPRES compiler: Triple-threat solution to code performance challenges. Tensilica Inc Whitepaper, 2005.