Orchestrating the execution of stream programs on multicore platforms

ACM SIGPLAN Notices

Volumn 43, Issue 6, 2008, Pages 114-124

  Kudlur, Manjunath ^a   Mahlke, Scott ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Cell processor; Multicore; Software pipelining; Stream programming; Streamit

Indexed keywords

INTEGER PROGRAMMING; MULTIMEDIA SYSTEMS; PARALLEL PROGRAMMING; PIPELINES; PROGRAM COMPILERS; SIGNAL PROCESSING;

CELL PROCESSOR; MULTI CORE; SOFTWARE PIPELINING; STREAM PROGRAMMING; STREAMIT;

MULTICORE PROGRAMMING;

EID: 67650035111     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: 10.1145/1379022.1375596     Document Type: Article

References (28)

1. Pieter Bellens, Josep M. Perez, Rosa M. Badia, and Jesus Labarta. Cellss: a programming model for the cell be architecture. Proceedings Supercomputing '06, 00(1):5, 2006.
2. Filip Blagojevic, Dimitris S. Nikolopoulos, Alexandros Sta-matakis, and Christos D. Antonopoulos. Dynamic multigrain parallelization on the cell broadband engine. In Proc. of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 90-100, New York, NY, USA, 2007. ACM Press.
3. I. Buck et al. Brook for GPUs: Stream computing on graphics hardware. ACM Transactions on Graphics, 23(3):777-786, August 2004.
4. M. Chen, X. Li, R. Lian, J. Lin, L. Liu, T. Liu, and R. Ju. Shangri-la: Achieving high performance from compiled network applications while enabling ease of programming. In Proc. of the SIGPLAN '05 Conference on Programming Language Design and Implementation, pages 224-236, June 2005.
5. W. Eatherton. The push of network processing to the top of the pyramid, 2005.
6. Michael I. Gordon, William Thies, and Saman Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In 14th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 151-162, New York, NY, USA, 2006. ACM Press.
7. Michael I. Gordon, William Thies, Michal Karczmarek, Jasper Lin, Ali S. Meli, Andrew A. Lamb, Chris Leger, Jeremy Wong, Henry Hoffmann, David Maze, and Saman Amarasinghe. A stream compiler for communication-exposed architectures. In Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 291-303, October 2002.
8. Jayanth Gummaraju and Mendel Rosenblum. Stream programming on general-purpose processors. In Proc. of the 38th Annual International Symposium on Microarchitecture, pages 343-354, Washington, DC, USA, 2005. IEEE Computer Society.
9. Soonhoi Ha and Edward A. Lee. Compile-time scheduling and assignment of data-flow program graphs with data-dependent iteration. IEEE Transactions on Computers, 40(11): 1225-1238, 1991.
10. H. P. Hofstee. Power efficient processor design and the Cell processor. In Proc. of the 11th International Symposium on High-Performance Computer Architecture, pages 258-262, February 2005.
11. IBM. Cell Broadband Engine Architecture, March 2006.
12. G. Karypis and V. Kumar. Metis: A Software Package for Pari-tioning Unstructured Graphs, Partitioning Meshes and Computing Fill-Reducing Orderings of Sparce Matrices. University of Minnesota, September 1998.
13. Timothy J. Knight, Ji Young Park, Manman Ren, Mike Houston, Mattan Erez, Kayvon Fatahalian, Alex Aiken, William J. Dally, and Pat Hanrahan. Compilation for explicitly managed memory hierarchies. In Proc. of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 226-236, New York, NY, USA, 2007. ACM Press.
14. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, 25(2):21-29, February 2005.
15. E. Lee and D. Messerschmitt. Synchronous data flow. IEEE Proceedings of, 75(9):1235-1245, 1987.
16. E. A. Lee and D. Messerschmitt. Pipeline interleaved programmable dsp's: Synchronous data flow programming. 35 (9): 1334-1345, 1987.
17. Edward Ashford Lee and David G. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers, 36(1):24-35, 1987.
18. thInternational Conference on Computer Graphics and Interactive Techniques, pages 893-907, July 2003.
19. J. Nickolls and I. Buck. NVIDIA CUDA software and GPU parallel computing architecture. In Microprocessor Forum, May 2007.
20. K.K. Parhi and D.G. Messerschmitt. Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding. IEEE Transactions on Computers, 40(2):178-195, 1991.
21. Jose Luis Pino, Shuvra S. Bhattacharyya, and Edward A. Lee. A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs. Technical Report UCB/ERL M95/36, University of California, Berkeley, May 1995.
22. B. R. Rau. Iterative modulo scheduling: An algorithm for software pipelining loops. In Proc. of the 27th Annual International Symposium on Microarchitecture, pages 63-74, November 1994.
23. B. R. Rau, M. S. Schlansker, and P. P. Tirumalai. Code generation for modulo scheduled loops. In Proc. of the 25th Annual International Symposium on Microarchitecture, pages 158-169, November 1992.
24. J. Sánchez and A. González. Modulo scheduling for a fully-distributed clustered VLIW architecture. In Proc. of the 33rd Annual International Symposium on Microarchitecture, pages 124-133, December 2000.
25. Michael Bedford Taylor et al. The Raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro, 22(2):25-35, 2002.
26. W Thies, M. Karczmarek, and S. P. Amarasinghe. StreamIt: A language for streaming applications. In Proc. of the 2002 International Conference on Compiler Construction, pages 179-196, 2002.
27. Shih wei Liao, Zhaohui Du, Gansha Wu, and Guei-Yuan Lueh. Data and computation transformations for brook streaming applications on multiprocessors. Proc. of the 2006 International Symposium on Code Generation and Optimization, 0(1):196-207, 2006.
28. D. Zhang, Z. Li, H. Song, and L Liu. A programming model for an embedded media processing architecture. In Proc, of the 5thInternational Symposium on Systems, Architectures, Modeling, and Simulation, volume 3553 of Lecture Notes in Computer Science, pages 251-261, July 2005.