A low-power 0.7-V H.264 720p video decoder

Proceedings of 2008 IEEE Asian Solid-State Circuits Conference, A-SSCC 2008

Volumn , Issue , 2008, Pages 173-176

  Finchelstein, D F ^a   Sze, V ^a   Sinangil, M E ^a   Koken, Y ^a   Chandrakasan, A P ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE OPTIMIZATION; COMPRESSION EFFICIENCY; FRAMES PER SECONDS; H.264/AVC; H.264/AVC VIDEO CODING STANDARD; HIGH DEFINITION; LOW POWER; LOW VOLTAGE OPERATION; ORDER OF MAGNITUDE; PORTABLE DEVICE; VIDEO CAPTURE; VIDEO CODECS; VIDEO DECODERS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; IMAGE COMPRESSION; MOTION PICTURE EXPERTS GROUP STANDARDS; VISUAL COMMUNICATION;

DECODING;

EID: 67649986440     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2008.4708756     Document Type: Conference Paper

References (8)

1. C.-D. Chien, C.-C. Lin, Y.-H. Shih, H.-C. Chen, C.-J. Huang, C.-Y. Yu, C.-L. Chen, C.-H. Cheng, and J.-I. Guo, "A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers. 2007.
2. S. Na, W. Hwangbo, J. Kim, S. Lee, and C.-M. Kyung, "1.8mW, Hybrid-Pipelined H.264/AVC Decoder For Mo-bile Devices," IEEE Asian Solid State Circuits Confer-ence, November 2007.
3. T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, K.-C. Hou, J.-Y. Yang, and C.-Y. Lee, "A 125uW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Ap-plications," IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp. 161-169, January 2007.
4. C.-C. Lin, J.-W. Chen, H.-C. Chang, Y.-C. Yang, Y.-H. O. Yang, M.-C. Tsai, J.-I. Guo, and J.-S. Wang, "A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications," IEEE Journal of Solid-State Cir-cuits, vol. 42, no. 1, pp. 170-182, January 2007.
5. "Recommendation ITU-T H.264: Advanced Video Cod-ing for Generic Audiovisual Services," ITU-T, Tech. Rep., 2003.
6. E. Fleming, C.-C. Lin, N. Dave, Arvind, G. Raghavan, and J. Hicks, "H.264 Decoder: A Case Study in Multiple Design Points," Proceedings of Formal Methods and Mod-els for Co-Design, (MEMOCODE), pp. 165-174, June 2008.
7. K. Xu and C.-S. Choy, "A Five-Stage Pipeline, 204 Cy-cles/MB, Single-Port SRAM-Based Deblocking Filter for H.264/AVC," IEEE Transactions on Circuits and Sys-tems for Video Technology, vol. 18, no. 3, pp. 363-374, March 2008.
8. N. Verma and A. Chandrakasan, "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, February 2007.