1.8mW, hybrid-pipelined H.264/AVC decoder for mobile devices

2007 IEEE Asian Solid-State Circuits Conference, A-SSCC

Volumn , Issue , 2007, Pages 192-195

  Na, Sangkwon ^a   Hwangbo, Woong ^a   Kim, Jaemoon ^a   Lee, Seunghan ^a   Kyung, Chong Min ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; DECODING; MOBILE DEVICES; MOTION COMPENSATION; PIPELINES; REUSABILITY; TELECOMMUNICATION EQUIPMENT;

H.264/AVC; PIPELINE ARCHITECTURES; SOLID-STATE CIRCUITS CONFERENCE;

MOTION PICTURE EXPERTS GROUP STANDARDS;

EID: 51349093043     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2007.4425763     Document Type: Conference Paper

References (12)

1. T. Chen, Y.-W. Huang, T.-C. Chen, Y.-H. Chen, C.-Y. Tsai and L.-G. Chen, "Architecture Design of H.264/AVC Decoder with Hybrid Task Pipelining of High Definition Videos," ISCAS, 2005.
2. T.-A. Lin, T.-M. Liu and C.-Y. Lee, "A Low-Power H.264/AVC Decoder," International Symposium on VLSI Technology Systems and Applications, 2005.
3. T.-M. Liu, C.-C. Chung, C.-Y. Lee, L.-A. Lin, and S.-Z. Wang, "Design of a 125uW, Fully-Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Application," DAC, 2006.
4. To-Wei Chen, Yu-Wen Huang, Tung-Chien Chen, Yu-Han Chen, Chuan-Yung Tsai, and Liang-Gee Chen. "Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos" ISCAS, 2005.
5. H. Y. Kang, K. A. Jeong, J. Y. Bae, Y. S. Lee, and S. H. Lee. "MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller" ISCAS, 2004.
6. B. Sheng, W. Gao, and D. Wu, "An implemented architecture of deblocking filter for H.264/AVC." IEEE International Conference on Image Processing, 2004, vol. 1, pp. 665-668
7. W. Hwangbo and J. Kim and C. M. Kyung, "A High-Performance 2-D Inverse Transform Architecture for the H.264/AVC Decoder," Proceedings of IEEE International Symposium on Circuits and Systems, 2007.
8. C. P. Fan, "Fast 2-dimensional 4x4 forward integer transform implementation for H.264/AVC," IEEE Transactions on Circuits and Systems II, 2006.
9. I. Richardson, "H.264 and MPEG-4 Video Compression," John Wiley and Sons Ltd, 2003.
10. Z. Y. Cheng et al, "High throughput 2-D transform architectures for H.264 advanced video coders," Proceedings of IEEE Asia-Pacific Conference on Circuits and Systems, 2004.
11. C.Y. Tsai, T.C. Chen, T.W. Chen and L.G. Chen, "Bandwidth Optimized Motion Compensation Hardware Design for H.264/AVC HDTV Decoder", MWSCAS, 2005.
12. T. M. Liu, W. P. Lee, T. A. Lin and C. Y. Lee, "A Memory-Efficient Deblocking Filter for H.264/AVC Video Coding", ISCAS, 2005.