Modeling optimistic concurrency using quantitative dependence analysis

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2008, Pages 185-195

  Von Praun, Christoph ^a   Bordawekar, Rajesh ^a   Caşcaval, Câlin ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Available parallelism; Dependence analysis; Dependence density; Implicit parallelism; Optimistic concurrency; Program parallelization; Transactional memory

Indexed keywords

PARALLEL PROGRAMMING; SCHEDULING;

AVAILABLE PARALLELISM; DEPENDENCE ANALYSIS; IMPLICIT PARALLELISMS; OPTIMISTIC CONCURRENCY; PROGRAM PARALLELIZATION; TRANSACTIONAL MEMORY;

CONCURRENCY CONTROL;

EID: 64049087013     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1345206.1345234     Document Type: Conference Paper

References (33)

1. D. Bader and K. Madduri. Design and Implementation of the HPCS Graph Analysis Benchmark on Symmetrie Multiprocessors. In Proc. of HiPC 2005, pages 465-476, December 2005.
2. J. Bobba, K. E. Moore, H. Volos, L. Yen, M. D. Hill, M. M. Swift, and D. A. Wood. Performance Pathologies in Hardware Transactional Memory. In Proc. of ISCA'07, pages 81-91, 2007.
3. M. K. Chen and K. Olukotun. TEST: A Tracer for Extracting Speculative Thread. In Proc. of CGO'03, pages 301-314, 2003.
4. M. K. Chen and K. Olukotun. The Jrpm System for Dynamically Parallelizing Java Programs. In Proc. of ISCA'03, pages 434-445, 2003.
5. T Chen, J. Lin, X. Dai, W.-C. Hsu, and P.-C. Yew. Data Dependence Profiling for Speculative Optimizations. In Proc. of Compiler Construction'04, pages 57-72, 2004.
6. D. Dice and N. Shavit. Understanding Tradeoffs in Software Transactional Memory. In Proc. of CGO'07, 2007.
7. L. Hammond, M. Willey, and K. Olukotun. Data Speculation Support for a Chip Multiprocessorx. In Proc. of ASPLOS'98, 1998.
8. T Harris and K. Fraser. Language Support for Lightweight Transactions. In Proc. of OOPSLA'03, pages 14-25, 2006.
9. T Harris and S. Stipic. Abstract Nested Transactions. In Proc. of TRANSACT'07, 2007.
10. M. Herlihy and E. Koskinen. Transactional Boosting: A Methodology for Highly-Concurrent Transactional Objects. Technical Report CS-07-08, Department of Computer Science, Brown University, July 2007.
11. M. Herlihy and J. E. B. Moss. Transactional Memory: Architecture Support for Lock-free Data Structures. In Proc. of'ISCA'93, pages 289-300, 1993. (Pubitemid 23675551)
12. V. Krishnan and J. Torrellas. Hardware and Software Support for Speculative Execution of Sequential Binaries on a ChipMultiprocessor. In Proc. of ICS'98, 1998.
13. M. Kulkarni, L. P. Chew, and K. Pingali. Using Transactions in Delaunay Mesh Generation. In Workshop on Transactional Memory Workloads (WTW'06), 2006.
14. M. Kulkarni and K. Pingali. Scheduling Issues in Optimistic Parallelization. In Proc. of IPDPS'07, pages 1-7, 2007.
15. M. Kulkarni, K. Pingali, B. Walter, G. Ramanarayanan, K. Bala, and L. P. Chew. Optimistic Parallelism Requires Abstractions. In Proc. of PLDI'07, pages 211-222, 2007.
16. M. S. Lam and R. P. Wilson. Limits of control flow on parallelism. In Proc. of ISCA '92, pages 46-57, 1992.
17. W Liu, J. Tuck, L. Ceze, W Ahn, K. Strauss, J. Renau, and J. Torrellas. POSH: a TLS compiler that exploits program structure. In Proc. of PPoPP '06, pages 158-167, 2006.
18. C.-K. Luk, R. Cohn, R. Muth, H. Paul, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In Proc. of PLDI'05, 2005.
19. P. Marcuello and A. Gonzalez. A Quantitative Assessment of TLS Techniques. In Proc. of IPDPS'00, 2000.
20. C. C. Minn, M. Trautmann, J. Chung, A. McDonald, N. Bronson, J. Casper, C. Kozyrakis, and K. Olukotun. An Effective Hybrid Transactional Memory System with Strong Isolation Guarantees. In Proc. of ISCA'07, pages 69-80, 2007.
21. E. J. B. Moss and T. Hosking. Nested Transactional Memory: Model and Preliminary Architecture Sketches. In In Proceedings, Workshop on Synchronization and Concurrency in Object-Oriented Languages, Oct 2005.
22. MySQL - The World's Most Popular Open Source Database. http://www.mysql.com.
23. R. Narayanan, B. Ozisikyilmaz, J. Zamberno, G. Memik, and A. Choudhary. MineBench: A Benchmark Suite for Data Mining Workloads. In Proc. of IISWC'06, pages 182-188, 2006.
24. N. Neelakantam, R. Rajwar, S. Srinivas, U. Srinivasan, and C. Zilles. Hardware Atomicity for Reliable Software Speculation. In Proc. of ISCA'07, pages 174-185, 2007.
25. J. Oplinger, D. Heine, and M. Lam. In Search of Speculative Thread Level Parallelism. In Proc. of PACT'99, pages 303-313, 1999.
26. B. Saha, A.-R. Adl-Tabatabai, R. L. Hudson, C. C. Minn, and B. Hertzberg. McRT-STM: A High Performance Software Transactional Memory System for a Multi-Core Runtime. In Proc. of PPoPP'06, pages 187-197, March 2006.
27. J. Saltz, R. Mirchandaney, and K. Crowley. Run-Time Parallelization and Scheduling of Loops. IEEE Transacation? on Computers, 40(5), 1991.
28. N. Shavit and D. Touitou. Software Transactional Memory. In Proc. of PODC'95, pages 204-213, 1995.
29. J. G. Steffan and T. C. Mowry. The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization. In Proc. of HPCA'98, 1998.
30. The UMT Benchmark Code, http://www.llnl.gov/asci/purple/-benchmarks/ limited/umt.
31. T. Vijaykumar and G. S. Sohi. Task Selection for a Multiscalar Processor. In Proc. of MICRO'98, 1998.
32. C. von Praun, L. Ceze, and C. Cascaval. Implicit Parallelism with Ordered Transactions. In Proc. of PPoPP'07, pages 79-89, 2007.
33. A. Zhai, C. B. Colohan, J. G. Steffan, and T. C. Mowry. Compiler Optimization of Memory-Resident Value Communication Between Speculative Threads. In Proc. of CGO'04, pages 39-52, 2004.