Digital subthreshold logic design - Motivation and challenges

IEEE Convention of Electrical and Electronics Engineers in Israel, Proceedings

Volumn , Issue , 2008, Pages 702-706

  Fisher, Sagi ^a   Teman, Adam ^a   Vaysman, Dmitry ^a   Gertsman, Alexander ^a   Yadid Pecht, Orly ^a   Fish, Alexander ^a  

^a BEN GURION UNIVERSITY OF THE NEGEV   (Israel)

Author keywords

Battery operated devices; Subthreshold digital circuit; Ultra lowpower

Indexed keywords

BATTERY-OPERATED DEVICES; CIRCUIT TECHNIQUES; DESIGN CHALLENGES; LEAKAGE COMPONENTS; LOW-POWER DESIGNS; LOW-POWER DISSIPATIONS; MODERN APPLICATIONS; PROPAGATION DELAYS; SIMULATION RESULTS; STRONG INVERSIONS; SUB-MICRON TECHNOLOGIES; SUBTHRESHOLD CIRCUITS; SUBTHRESHOLD DIGITAL CIRCUIT; SUBTHRESHOLD LOGIC; SUBTHRESHOLD REGIONS; SUPPLY VOLTAGES; ULTRA LOWPOWER; ULTRA-LOW POWER APPLICATIONS;

DIGITAL DEVICES; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; THRESHOLD ELEMENTS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 62749197610     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EEEI.2008.4736624     Document Type: Conference Paper

References (14)

1. J. Rabaey, M. Pedram, and P. Landman, Low Power Design Methodologies, Boston: Kluwer Academic Publishers, 1995.
2. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low- power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.
3. A. P. Chandrakasan and R.W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498-523, Apr. 1995.
4. S. Narendra, "Scaling of Stack Effect and its Application for Leakage Reduction," ISLPED '01, pp. 195-200, 2001
5. S. Kang, "Elements of Low Power Design for Integrated Systems," ISLPED '03, August, 2003.
6. K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep- Submicrometer CMOS Circuits," Proceedings of the IEEE, vol. 91, no. 2, Feb. 2003
7. A. Wang, B. H. Calhoun and A. Chandrakasan, Sub-threshold design for ultra low-power systems, Springer publishers, 2005
8. A. Wang and A. Chandrakasan, "A 180 mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid-State Circuits, vol. 40, pp. 310-319, Jan. 2005.
9. A. G. Andreou et al., "Current-mode subthreshold MOS circuits for analog VLSI neural systems," IEEE T Neural Netw., vol. 2, pp. 205-213, Mar. 1991.
10. C. H. Kim, H. Soeleman, and K. Roy, "Ultra-Low-Power DLMS Adaptive Filter for Hearing Aid Applications," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 4, pp. 716-730, Aug. 2003.
11. A. Wang, An ultra-low voltage FFT processor using energy-aware technologies, Ph.D dissertation, MIT, 2003.
12. B. Calhoun, Low energy digital circuit design using sub-threshold operation, MIT 2005.
13. V. De, et. al., "Techniques For Leakage Power Reduction," Design of High-Performance Microprocessor Circuits, A. Chandrakasan, W.J. Bowhill, and F. Fox, Piscataway, NJ, USA: IEEE Press, ch. 3, pp. 48-52, 2001
14. G. Schrom and S. Selberherr, "Ultra-Low-Powe CMOS Technologies". International Semiconductor Conference (CAS) Digest of Technical Papers, pp. 237-246, 1996.