Efficient architecture design of motion-compensated temporal filtering/motion compensated prediction engine

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 18, Issue 1, 2008, Pages 98-109

  Chen, Yi Hau ^a   Cheng, Chih Chi ^a   Chuang, Tzu Der ^a   Chen, Ching Yeh ^b   Chien, Shao Yi ^a   Chen, Liang Gee ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b MEDIATEK INC   (Taiwan)

Author keywords

H.264 AVC; Motion estimation; Motion compensated temporal filtering; SVC; Video coding; VLSI architecture

Indexed keywords

H.264/AVC; MOTION-COMPENSATED TEMPORAL FILTERING; SVC; VIDEO CODING; VLSI ARCHITECTURE;

COMPOSITE MICROMECHANICS; DECODING; ELECTRIC NETWORK TOPOLOGY; ESTIMATION; IMAGE CODING; IMAGE STORAGE TUBES; MOTION COMPENSATION; MOTION PICTURE EXPERTS GROUP STANDARDS; TELECOMMUNICATION SYSTEMS; VISUAL COMMUNICATION;

MOTION ESTIMATION;

EID: 62349131285     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2007.913759     Document Type: Article

References (23)

1. D. Taubman, "Successive refinement of video: Fundamental issues, past efforts and new directions," in Proc. Int. Symp. Vis. Commun. Image Process., 2003, pp. 791-805.
2. L. Luo et al., "Advanced motion threading for 3-D wavelet video coding," Signal Process.: Image Commun., vol. 19, no. 7, pp. 601-616, Aug. 2004.
3. Scalable Video Model 3.0, ISO/IEC JTC1/WG11 Doc. N6716, ISO/IEC JTC1, Oct. 2004.
4. Joint Scalable Video Model 8.0, ISO/IEC JTC1/SC29/WG11 and ITU-T SG16 Q.6, Doc. JVT-U202, ISO/IEC JTC1, Oct. 2006.
5. H. Schwarz, D. Marpe, and T. Wiegand, "MCTF and scalability extension of H.264/AVC," presented at the Picture Coding Symp., Dec. 2004.
6. C.-Y. Chen, C.-T. Huang, Y.-H. Chen, S.-Y. Chien, and L.-G. Chen, "System analysis of VLSI architecture for 5/3 and 1/3 motion-compensated temporal filtering," IEEE Trans. Signal Process., vol. 54, no. 10, pp. 4004-4014, Oct. 2006.
7. T. Nishikawa et al., "A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM," in Proc. IEEE Int. Solid-State Circuits Conference, 2000, pp. 230-231.
8. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, pp. 61-72, Jan. 2002.
9. Comparison of MCTF and Closed-Loop Hierarchical b Pictures, ISO/IEC JTC1/SC29/WG11 and ITU-T SG16 Q.6, Doc. JVT-P059, ISO/IEC JTC1, Jul. 2005.
10. C.-T. Huang, C.-Y. Chen, Y.-H. Chen, and L.-G. Chen, "Memory analysis of VLSI architecture for 5/3 and 1/3 motion-compensated temporal filtering," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Process., 2005, pp. V-93-V-96.
11. H. Schwarz, D. Marpe, and T. Wiegand, "Analysis of hierarchical B pictures and MCTF," in Proc. IEEE Int. Conf. Multimedia Expo, 2006, pp. 1929-1932.
12. Y.-W. Huang, T.-C. Chen, C.-H. Tsai, C.-Y. Chen, T.-W. Chen, C.-S. Chen, C.-F. Shen, S.-Y. Ma, T.-C.Wang, B.-Y. Hsieh, H.-C. Fang, and L.-G. Chen, "A 1.3 tops H.264/AVC single-chip encoder for HDTV applications," in Proc. IEEE Int. Solid-State Circuits Conf., 2005, pp. 128-588.
13. C.-Y. Chen, C.-T. Huang, Y.-H. Chen, C.-J. Lian, and L.-G. Chen, "System analysis of VLSI architecture for motion-compensated temporal filtering," in Proc. IEEE Int. Conf. Image Process., 2005, pp. 992-995.
14. C.-Y. Chen, Y.-H. Chen, C.-C. Cheng, and L.-G. Chen, "Frame-level data reuse for motion-compensated temporal filtering," in Proc. IEEE Int. Symp. Circuits Syst., 2006, pp. 5571-5574.
15. T.-C. Chen, Y.-W. Huang, and L.-G. Chen, "Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture," in Proc. IEEE Int. Symp. Circuits Syst., 2004, pp. 273-276.
16. Joint Scalable Video Model 2.0, ISO/IEC JTC1/SC29/WG11 and ITU-T SG16 Q.6, Doc. N7084, ISO/IEC JTC1, Apr. 2005.
17. T.-W. Chen, Y.-W. Huang, T.-C. Chen, Y.-H. Chen, C.-Y. Tsai, and L.-G. Chen, "Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos," in Proc. IEEE Int. Symp. Circuits Syst., 2005, pp. 2931-2934.
18. H. Kim and I.-C. Park, "High-performance and low-power memory-interface architecture for video processing applications," IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 11, pp. 1160-1170, Nov. 2001.
19. T. Takizawa and M. Hirasawa, "An efficient memory arbitration algorithm for a single chip MPEG2 AV decoder," IEEE Trans. Consum. Electron., vol. 47, no. 3, pp. 660-665, Aug. 2001.
20. CE01: Reduced Memory MCTF, ISO/IEC JTC1/SC29/WG11 and ITU-T SG16 Q.6 Doc. JVT-P037, Joint Video Team of ISO/IEC MPEG and ITU-T VCEG, Jul. 2005.
21. T.-M. Liu, T.-A. Lin, S.-Z. Wang, W.-P. Lee, K.-C. Hou, J.-Y. Yang, and C.-Y. Lee, "A 125 uW, fully scalable MPEG-2 and H.264/AVC video decoder for mobile applications," in Proc. IEEE Int. Solid-State Circuits Conf., 2006, pp. 1576-1585.
22. C.-Y. Chen, C.-T. Huang, Y.-H. Chen, and L.-G. Chen, "Level C+ data reuse scheme for motion estimation with corresponding coding orders," IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 4, pp. 553-558, Apr. 2006.
23. T.-C. Chen, Y.-W. Huang, and L.-G. Chen, "Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC," in Proc. 2004 IEEE Int. Conf. Acoustics, Speech, Signal Process., May 2004, pp. V-9-V-12.