Qnet: A modular architecture for reconfigurable computing

Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008

Volumn , Issue , 2008, Pages 259-265

  Lloyd, Scott ^a   Snell, Quinn ^a  

^a Brigham Young University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION LAYERS; COMMUNICATION SCHEMES; COMPUTATIONAL POWER; COMPUTER SCIENTISTS; DATA FLOWS; DEGREE OF PARALLELISMS; MODULAR ARCHITECTURES; PACKET-SWITCHED NETWORKS; PROGRAMMING INTERFACES; RECONFIGURABLE COMPUTING; SOFTWARE DEVELOPERS; SYSTEM DESIGNS;

ABSTRACTING; COMPUTER ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HIGH LEVEL LANGUAGES; STRUCTURAL DESIGN; SWITCHING CIRCUITS;

ARCHITECTURAL DESIGN;

EID: 62349115378     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. D. A. Buell, J. M. Arnold, and W. J. Kleinfelder, Eds., Splash 2: FPGAs in a Custom Computing Machine. IEEE Computer Society Press, 1996.
2. M. Gokhale and P. S. Graham, Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays. Springer, 2005.
3. T. El-Ghazawi, "Is high-performance, reconfigurable computing the next supercomputing paradigm?" in Proceedings of the ACM/IEEE SC'06 Conference, Tampa, Florida, Nov 2006.
4. K. D. Underwood, K. S. Hemmert, and C. Ulmer, "Architectures and APIs: Assessing requirements for delivering FPGA performance to applications," in Proceedings of the ACM/IEEE SC'06 Conference, Tampa, Florida, Nov 2006.
5. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Design Automation Conference, 2001. Proceedings, 2001, pp. 684-689.
6. N. Kapre, N. Mehta, M. deLorimier, R. Rubin, H. Barnor, M. J. Wilson, M. Wrighton, and A. DeHon, "Packet switched vs. time multiplexed FPGA overlay networks," in IEEE Symposium on Field-Programmable Custom Computing Machines, 2006.
7. T. S. T. Mak, P. Sedcole, P. Y. K. Cheung, and W. Luk, "On-FPGA communication architectures and design factors," in In Proc. of the Int. Conference on Field-Programmable Logic and its Applications (FPL 2006), August 2006.
8. T. Pionteck, C. Albrecht, R. Koch, E. Maehle, M. Hübner, and J. Becker, "Communication architectures for dynamically reconfigurable FPGA designs," in In Proceedings of the 21st IEEE International Parallel and Distributed Processing Symposium (IPDPS'07), March 2007.
9. MPI: A Message-Passing Interface Standard, MPI Forum, November 2003, http://www.mpi-forum.org/.
10. Common Object Request Broker Architecture: Core Specification, Object Management Group, Inc., March 2004, http://www.omg.org/.
11. T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser, "Active messages: A mechanism for integrated communication and computation," in Computer Architecture, 1992. Proceedings., The 19th Annual International Symposium on, May 19-21, 1992, pp. 256-266.
12. S. Bailey and T. Talpey, "The architecture of direct data placement (DDP) and remote direct memory access (RDMA) on internet protocols," RFC 4296, December 2005. [Online]. Available: http://www.ietf.org/rfc/rfc4296.txt
13. P. C. Diniz and J. Park, "Data reorganization engines for the next generation of system-on-a-chip FPGAs," in Proceedings of the 10th International Symposium on Field Programmable Gate Arrays, Monterey, California, USA, February 24-26 2002.
14. C. Sanderson, "Simplify FPGA application design with DIMEtalk," Xcell Journal, vol. Winter, no. 51, pp. 104-107, 2004.
15. EDK Concepts, Tools, and Techniques, Xilinx, Inc., 2007.
16. PCI-SIG, "PCI Express," http://www.pcisig.com/.
17. J. Park and P. Diniz, "An external memory interface for FPGA-based computing engines," in The 9th Annual IEEE Symposium on FieldProgrammable Custom Computing Machines, 2001.
18. Multi-Port Memory Controller 2 (MPMC2) User Guide, Xilinx, Inc., 2007.
19. V. M. Bove, M. Lee, Y.-M. Liu, C. McEniry, T. Nwodoh, and J. Watlington, "Media processing with field-programmable gate arrays on a microprocessor's local bus," in Proceedings of SPIE Media Processors, vol. 3655, January 1999, pp. 14-20.
20. Handel-C Language Reference Manual, Celoxica Limited, 2005.
21. DK Design Suite user guide, Celoxica Limited, 2005.