Communication architectures for dynamically reconfigurable FPGA designs

Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM

Volumn , Issue , 2007, Pages

  Pionteck, Thilo ^a   Albrecht, Carsten ^a   Koch, Roman ^a   Maehle, Erik ^a   Hübner, Michael ^b   Becker, Jürgen ^b  

^a UNIVERSITY OF LÜBECK   (Germany)

^b UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION SYSTEMS; COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

COMMUNICATION ARCHITECTURES; HARDWARE MODULES;

NETWORK ARCHITECTURE;

EID: 34548740690     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2007.370364     Document Type: Conference Paper

References (13)

1. AMBA 2.0 specification, http://www.arm.com/products/AMBA.
2. FlexRay. http://www.flexray.de.
3. IBM CoreConnect Bus Architecture. http://www.chips.ibm.com/products/ coreconnect/.
4. A. Ahmadinia, C. Bobda, J. Ding, M. Majer, J. Teich, and J. C. Fekete, Sandor P.and van der Veen. A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices. In RSP '05: Proc. of the 16th IEEE Int. Workshop on Rapid System Prototyping (RSP'05), pages 84-90, Washington, DC, USA, 2005.
5. C. Bobda and A. Ahmadinia. Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices. IEEE Design & Test of Computers, 22(5):443-451, 2005.
6. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. P. Fekete, and J. van der Veen. DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices. In Proc. of the Int. Conference on Field-Programmable Logic and its Applications (FPL 2005), pages 153-158, 2005.
7. H. ElGindy, A. K. Somani, H. Schroder, H. Schmeck, and A. Spray. Rmb - a reconfigurable multiple bus network. In HPCA '96: Proc. of the 2nd IEEE Symposium on HighPerformance Computer Architecture, page 108, Washington, DC, USA, 1996.
8. M. Huebner, T. Becker, and J. Becker. Real-time LUTbased network topologies for dynamic and partial FPGA self-reconfiguration. In Proc. of the 17th Symposium on Integrated Circuits and System Design (SBCCI '04), pages 2832, Pernambuco, Brazil, 2004.
9. M. Huebner, M. Ullman, L. Braun, A. Klausmann, and J. Becker. Scalable Application-dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems. In Proc. of the Int. Conference on FieldProgrammable Logic and its Applications (FPL 2004), pages 1037-1041, Antwerp, Belgium, August 2006.
10. R. Koch, T. Pionteck, C. Albrecht, and E. Maehle. An Adaptive System-on-Chip for Network Applications. In Proc. of 13th Workshop on Reconfigurable Architectures, page 194, Apr. 2006.
11. T. S. T. Mak, P. Sedeole, P. Y. K. Cheung, and W. Luk. OnFPGA Communication Architectures and Design Factors. In Proc. of the Int. Conference on Field-Programmable Logic and its Applications (FPL 2006), pages 161-168, Madrid, Spain, August 2006.
12. T. Pionteck, R. Koch, and C. Albrecht. Applying Partial Reconfiguration to Networks-on-Chip. In Proc. of the Int. Conference on Field-Programmable Logic and its Applications (FPL 2006), pages 155-160, Madrid, Spain, August 2006.
13. D. Puschini and F. Clermidy. A Comparison Between NoC and Bus Architectures Based on a Real-Application. In Proc. of the 2nd Int. Workshop on Reconfigurable Communication-centric System-on-Chips (ReCoSoC), pages 161-168, Montepellier, France, July 2006.